


Software abstractions for manycore software engineering

Paul H J Kelly Group Leader, Software Performance Optimisation Department of Computing Imperial College London

Joint work with :

David Ham, Gerard Gorman, Florian Rathgeber (Imperial ESE/Grantham Inst for Climate Change Res) Mike Giles, Gihan Mudalige (Mathematical Inst, Oxford) Adam Betts, Carlo Bertolli, Graham Markall, Tiziano Santoro, George Rokos (Software Perf Opt Group, Imperial) Spencer Sherwin (Aeronautics, Imperial), Chris Cantwell (Cardio-mathematics group, Mathematics, Imperial)



Roadmap: applications drive DSLs, delivering performance portability



Three slogans

Generative, instead of transformative optimisation

Three stories

Domain-specific active library examples

Get the abstraction right, to isolate numerical methods from mapping to hardware

Build vertically, learn horizontally

- General framework: access-execute descriptors
- The value of generative and DSL techniques

Imperial College
LondonEasy parallelism – tricky engineering

Parallelism breaks abstractions:

- Whether code should run in parallel depends on context
- How data and computation should be distributed across the machine depends on context
- "Best-effort", opportunistic parallelisation is almost useless:
 - Robust software must robustly, predictably, exploit large-scale parallelism

How can we build robustly-efficient multicore software

While maintaining the abstractions that keep code clean, reusable and of long-term value?

It's a software engineering problem


Active libraries and DSLs

- Domain-specific languages...
- Embedded DSLs
- Active libraries


Imperial College

London


- Libraries that come with a mechanism to deliver libraryspecific optimisations
- Domain-specific "active" library encapsulates specialist performance expertise
- Each new platform requires new performance tuning effort
- So domain-specialists will be doing the performance tuning
- Our challenge is to support them




GPU Multicore FPGA Quantum?



Classical compilers have two halves




The right domain-specific language or active library can give us a free ride



It turns out that analysis is not always the interesting part....

http://



Code motion
optimisationsCapture dependence
and communication in
programs over richer
data structuresVectorisation and
parallelisation of affineCapture dependence
and communication in
programs over richer
data structures

Specify application requirements, leaving implementation to select radically-different solution approaches


Encapsulating and delivering domain expertise

- Domain-specific languages & active libraries
 Application-domain context
 - Raise the level of abstraction
 - Capture a domain of variability
 - Encapsulate reuse of a body of code generation expertise/ techniques
- Enable us to capture **design space**
- To match implementation choice to application context:
 - Target hardware

Imperial College

Iondon

- Problem instance
- This talk illustrates these ideas with some of our recent/current projects



Imperial College OP2 – a decoupled access-execute active library London for unstructured mesh computations

// declare sets, maps, and datasets
op_set nodes = op_decl_set(nnodes);

op_set edges = op_decl_set(nedges);

op_map pedge1 = op_decl_map (edges, nodes, 1, mapData1); op_map pedge2 = op_decl_map (edges, nodes, 1, mapData2);

op_dat p_A = op_decl_dat (edges, 1, A); op_dat p_r = op_decl_dat (nodes, 1, r); op_dat p_u = op_decl_dat (nodes, 1, u); op_dat p_du = op_decl_dat (nodes, 1, du);

// global variables and constants declarations
float alpha[2] = { 1.0f, 1.0f };
op_decl_const (2, alpha);

Example – Jacobi solver >

float u_sum, u_max, beta = 1.0f;

for (int iter = 0; iter < NITER; iter++)

op_par_loop_4 (res, **edges**,

op_arg_dat (p_A, 0, NULL, OP_READ),
op_arg_dat (p_u, 0, &pedge2, OP_READ),
op_arg_dat (p_du, 0, &pedge1, OP_INC),
op_arg_gbl (&beta, OP_READ)

u_sum = 0.0f; u_max = 0.0f;


```
op_par_loop_5 ( update, nodes,
  op_arg_dat ( p_r, 0, NULL, OP_READ ),
  op_arg_dat ( p_du, 0, NULL, OP_RW ),
  op_arg_dat ( p_u, 0, NULL, OP_INC ),
  op_arg_gbl ( &u_sum, OP_INC ),
  op_arg_gbl ( &u_max, OP_MAX )
  );
```


OP2- Data model


// declare sets, maps, and datasets
op_set nodes = op_decl_set(nnodes);
op_set edges = op_decl_set(nedges);

op_dat p_A = op_decl_dat (edges, 1, A); op_dat p_r = op_decl_dat (nodes, 1, r); op_dat p_u = op_decl_dat (nodes, 1, u); op_dat p_du = op_decl_dat (nodes, 1, du);

// global variables and constants declarations
float alpha[2] = { 1.0f, 1.0f };
op_decl_const (2, alpha);
OP2's key data structure is a set







Imperial College OP2 – a decoupled access-execute active library London for unstructured mesh computations

Each parallel loop precisely characterises the data that will be accessed by each iteration

- This allows staging into scratchpad memory
- And gives us precise dependence information
- In this example, the "res" kernel visits each edge
 - reads edge data, A
 - Reads beta (a global),
 - Reads u belonging to the vertex pointed to by "edge2"
 - Increments du belonging to the vertex pointed to by "edge1"

```
Example – Jacobi solver <sup>3</sup>
```

for (int iter = 0; iter < NITER; iter++)</pre>

op_par_loop_4 (res, edges,


float u sum, u max, beta = 1.0f;

op_arg_dat (p_A, 0, NULL, OP_READ), op_arg_dat (p_u, 0, &pedge2, OP_READ), op_arg_dat (p_du, 0, &pedge1, OP_INC), op_arg_gbl (&beta, OP_READ)

u_sum = 0.0f; u_max = 0.0f;


);


op_par_loop_5 (update, nodes, op_arg_dat (p_r, 0, NULL, OP_READ), op_arg_dat (p_du, 0, NULL, OP_RW), op_arg_dat (p_u, 0, NULL, OP_INC), op_arg_gbl (&u_sum, OP_INC), op_arg_gbl (&u_max, OP_MAX)




- Two key optimisations:
- Partitioning
- Colouring


- Here we focus on GPU and multicore implementation
- We also have MPI-level parallelisation
- Exploring SSE/ AVX
- And FPGA






Two key optimisations:






OP2 - performance



- Example: non-linear 2D inviscid unstructured airfoil code, double precision (compute-light, data-heavy)
- Two backends: OpenMP, CUDA (OpenCL coming)
- For tough, unstructured problems like this GPUs can win, but you have to work at it
- X86 also benefits from tiling; we are looking at how to enhance SSE/AVX exploitation




Imperial College Combining MPI, OpenMP and CUDA

London


non-linear 2D 60 CX1 Pred. inviscid airfoil HECTOR Actu. code 50 HECTOR Pred. ■ 26M-edge C2070 cluster Pred. — Execution time (Seconds) unstructured 40 mesh Unmodified C++ OP2 source Ω^{Λ} 1000 code exploits inter-node iterations 30 parallelism using MPI, and intra-node parallelism using Analytical 20 **OpenMP and CUDA** model validated on up to 120 10 Westmere X5650 cores 0 and 1920 250 400 50 100 150 200 300 350 450 500 () **HECTOR** Number of nodes (Cray XE6) cores

(Preliminary results under review)



UFL – Unified Form Language (FEniCS project, http://fenicsproject.org/): A domain-specific language for generating finite element discretisations of variational forms Specify application requirements, leaving implementation to select radically-different solution approaches


Imperial College The FE Method: computation overview



Key data structures: Mesh, dense local assembly matrices, sparse global system matrix, and RHS vector Parallelising the global assembly leads to performance/ correctness issues:

Bisection search: uncoalesced accesses, warp divergence

Contending writes: atomic operations, colouring



In some circumstances we can avoid building the global system matrix altogether

Goal: get the UFL compiler to pick the best option

The Local Matrix Approach


Why do we assemble *M*?

We need to solve y = Mv where $M = A^T M^e A$

In the Local Matrix Approach we recompute this, instead of storing it:

$$y = \Big(A^T\big(M^e(A v)\big)\Big)$$

b is explicitly required
 Assemble it with an SpMV:
 b = A^Tb^e



Test Problem Implementation

Advection-Diffusion Equation:

 $\frac{\partial T}{\partial t} + \boldsymbol{u} \,\nabla T = \nabla \cdot \overline{\mu} \cdot \nabla T$


Solved using a split scheme:
 Advection: Explicit RK4
 Diffusion: Implicit theta scheme

Imperial College

London

- GPU code: expanded data layouts, with Addto or LMA
- CPU baseline code: indirect data layouts, with Addto [Vos et al., 2010] (Implemented within Fluidity)
- Double Precision arithmetic
- Simulation run for 200 timesteps

Simplified CFD test problem



Nvidia 280GTX:

- 240 stream processors: 30 multiprocessors with 8 SMs each
- IGB RAM (4GB available in Tesla C1060)

NVidia 480GTX:

480 stream processors: 15 multiprocessors with 32 SMs each

1.5GB RAM (3GB available in Tesla C2050, 6GB in Tesla C2060)

AMD Radeon 5870:

- 1600 stream processors: 20 multiprocessors with 16 5-wide SIMD units
- IGB RAM (768MB max usable)

Intel Xeon E5620:

- 4 cores
- 12GB RAM


Software: Ubuntu 10.04 Intel Compiler 10.1 for Fortran (-03 flag) NVIDIA CUDA SDK 3.1 for CUDA ATI Stream SDK 2.2 for OpenCL Linear Solver: CPU: PETSc [Balay et al., 2010] CUDA Conjugate Gradient Solver [Markall & Kelly, 2009], ported to OpenCL

Fermi Execution times

- Advection-Diffusion Equation: ∂T $\frac{\partial T}{\partial t} + \boldsymbol{u} \,\nabla T = \nabla \cdot \overline{\mu} \cdot \nabla T$
- Solved using a split scheme: time
 - Advection: Explicit RK4 Diffusion: Implicit theta scheme

Execution

- GPU code: expanded data layouts, with Addto or LMA
- CPU baseline code: indirect data layouts, with Addto [Vos et al., 2010] (Implemented within Fluidity)
- **Double Precision arithmetic**
- Simulation run for 200 timesteps



Number of Elements


On the 480GTX ("Fermi") GPU, local assembly is more than 10% slower than the addto algorithm (whether using atomics or with colouring to avoid concurrent updates)

Intel 4-core E5620 (Westmere EP)

- Advection-Diffusion Equation: ∂T $\frac{1}{\partial t} + \boldsymbol{u} \,\nabla T = \nabla \cdot \overline{\mu} \cdot \nabla T$
- Solved using a split scheme: time (s) Advection: Explicit RK4
 - Diffusion: Implicit theta scheme

Execution


- GPU code: expanded data layouts, with Addto or LMA
- CPU baseline code: indirect data layouts, with Addto [Vos et al., 2010] (Implemented within Fluidity)
- **Double Precision arithmetic**
- Simulation run for 200 timesteps



Number of Elements

On the quad-core Intel Westmere EP system, the local matrix approach is slower. Using Intel's compiler, the baseline code (using addtos and without data expansion) is faster still


Throughput compared to CPU Implementation



Throughput of best GPU implementations relative to CPU (quad-core Westmere E5620)
 (preliminary results, esp the AMD numbers)


- The Local Matrix Approach is fastest on GPUs
- Global assembly with colouring is fastest on CPUs
- Expanded data layouts allow coalescing and higher performance on GPUs
- Accessing nodal data through indirection is better on CPU due to cache, lower memory bandwidth, and arithmetic throughput

Mapping the design space – h/p




(Cantwell et al, provisional results under review)


Mapping the design space – h/p




(Cantwell et al, provisional results under review)



General framework A roadmap: taking a vertical view






Conclusions and Further Work

From these experiments:

- Algorithm choice makes a big difference in performance
- The best choice varies with the target hardware
- The best choice also varies with problem characteristics and accuracy objectives
- We need to automate code generation
- So we can navigate the design space freely
- And pick the best implementation strategy for each context




Having your cake and eating it

If we get this right:

Imperial College

London

- Higher performance than you can reasonably achieve by hand
 - the DSL delivers reuse of expert techniques
 - Implements extremely aggressive optimisations
- Performance portability
 - Isolate long-term value embodied in higher levels of the software from the optimisations needed for each platform
- Raised level of abstraction
 - Promoting new levels of sophistication
 - Enabling flexibility
- Domain-level correctness



Thanks to Lee Howes, Ben Gaster and Dongping Zhang at AMD

Partly funded by

- NERC Doctoral Training Grant (NE/ G523512/1)
- EPSRC "MAPDES" project (EP/I00677X/1)
- EPSRC "PSL" project (EP/I006761/1)
- Rolls Royce and the TSB through the SILOET programme