

Turing Machines and Separation Logic (Work in Progress)



Jian Xu




Xingyuan Zhang

PLA University of Science and Technology

Christian Urban
King's College London

Why Turing Machines?

- we wanted to formalise computability theory
- at the beginning, it was just a student project



Computability and Logic (5th. ed)
Boolos, Burgess and Jeffrey

- found an inconsistency in the definition of halting computations (Chap. 3 vs Chap. 8)

Why Turing Machines?

- we wanted to formalise computability theory
- TMs are a fantastic model of low-level code
- completely unstructured
- good testbed for verification techniques
- Can we verify a program with 38 Mio instructions?
- we can delay implementing a concrete machine model (for OS/low-level code verification)
- found an inconsistency in the definition of halting computations (Chap. 3 vs Chap. 8)

Why Turing Machines?

- we wanted to formalise computability theory
- TMs are a fantastic model of low-level code
- completely unstructured *Spaghetti Code*
- good testbed for verification techniques
- Can we verify a program with 38 Mio instructions?
- we can delay implementing a concrete machine model (for OS/low-level code verification)
- found an inconsistency in the definition of halting computations (Chap. 3 vs Chap. 8)

Some Previous Works

(but not interested in low-level code)

- Norrish formalised computability theory in HOL starting from the lambda-calculus
 - for technical reasons we could not follow his work
 - some proofs use TMs (Wang tilings)
- Asperti and Ricciotti formalised TMs in Matita
 - no undecidability result \Rightarrow interest in complexity
 - their UTM operates on a different alphabet than the TMs it simulates

"In particular, the fact that the universal machine operates with a different alphabet with respect to the machines it simulates is annoying." (Asperti and Ricciotti)

The Big Picture

undecidability
of the halting
problem


TMs

Register
Machines

Recursive
Functions

The Big Picture


undecidability
of the halting
problem



The Big Picture

undecidability
of the halting
problem


UF



The Big Picture


undecidability
of the halting
problem

UF




Turing Machines

- tapes are lists and contain 0s or 1s only



Turing Machines

- tapes are lists and contain 0s or 1s only




- steps* function:

What does the TM calculate after it has executed n steps?

Turing Machines

- tapes are lists and contain 0s or 1s only



- steps* function:
What does the TM calculate after it has executed n steps?
- designate the 0-state as "halting state" and remain there forever, i.e. have a *Nop*-action

Register Machines

- programs are lists of instructions

$I ::=$	$Goto L$	jump to instruction L
	$Inc R$	increment register R by one
	$Dec R L$	if the content of R is non-zero, then decrement it by one otherwise jump to instruction L

Register Machines

- programs are lists of instructions

$I ::=$	$Goto\ L$	jump to instruction L
	$Inc\ R$	increment register R by one
	$Dec\ R\ L$	if the content of R is non-zero, then decrement it by one otherwise jump to instruction L

Spaghetti Code!

Recursive Functions


rec	$::=$	Z	zero-function
		S	successor-function
		Id_m^n	projection
		$Cn^n f g s$	composition
		$Pr^n f g$	primitive recursion
		$Mn^n f$	minimisation

- $eval :: rec \Rightarrow nat\ list \Rightarrow nat$
can be defined by recursion (HOL has *Least*)
- you define
 - addition, multiplication, logical operations, quantifiers...
 - coding of numbers (Cantor encoding), UF

Copy Turing Machine

- TM that copies a number on the input tape

$$\text{copy} \stackrel{\text{def}}{=} \text{cbegin} ; \text{cloop} ; \text{cend}$$



$\text{cbegin} \stackrel{\text{def}}{=}$

$[(W_0, 0), (R, 2), (R, 3),$
 $(R, 2), (W_1, 3), (L, 4),$
 $(L, 4), (L, 0)]$

$\text{cloop} \stackrel{\text{def}}{=}$

$[(R, 0), (R, 2), (R, 3),$
 $(W_0, 2), (R, 3), (R, 4),$
 $(W_1, 5), (R, 4), (L, 6),$
 $(L, 5), (L, 6), (L, 1)]$

$\text{cend} \stackrel{\text{def}}{=}$

$[(L, 0), (R, 2), (W_1, 3),$
 $(L, 4), (R, 2), (R, 2),$
 $(L, 5), (W_0, 4), (R, 0),$
 $(L, 5)]$

Dither Machine

- TM that is the identity with 1 and loops with 0

start tape


halting case:



\Rightarrow



non-halting case:



\Rightarrow

loops

$$dither \stackrel{def}{=} [(W_0, 1), (R, 2), (L, 1), (L, 0)]$$

Hoare Logic for TMs

- Hoare-triples

$$\{P\} p \{Q\} \stackrel{def}{=}$$

$\forall tp.$

if P tp holds then

$\exists n.$ such that

$is_final (steps (l, tp) p n) \wedge$

$Q \text{ holds_for } (steps (l, tp) p n)$

Hoare Logic for TMs

- Hoare-triples and Hoare-pairs:

$$\{P\} p \{Q\} \stackrel{def}{=}$$

$\forall tp.$

if $P \ tp$ holds then

$\exists n.$ such that

$is_final \ (steps \ (l, \ tp) \ p \ n) \wedge$

$Q \ holds_for \ (steps \ (l, \ tp) \ p \ n)$

$$\{P\} p \uparrow \stackrel{def}{=}$$

$\forall tp.$

if $P \ tp$ holds then

$\forall n. \neg is_final \ (steps \ (l, \ tp) \ p \ n)$

Some Derived Rules

$$\frac{P' \mapsto P \quad \{P\} p \{Q\} \quad Q \mapsto Q'}{\{P'\} p \{Q'\}}$$

$$\frac{\{P\} p_1 \{Q\} \quad \{Q\} p_2 \{R\}}{\{P\} p_1 ; p_2 \{R\}} \quad \frac{\{P\} p_1 \{Q\} \quad \{Q\} p_2 \uparrow}{\{P\} p_1 ; p_2 \uparrow}$$

Undecidability

$\textit{contra} \stackrel{\textit{def}}{=} \textit{copy} ; H ; \textit{dither}$

Undecidability

$contra \stackrel{def}{=} copy ; H ; dither$

- Suppose H decides whether $contra$ called with the code of $contra$ halts, then

$$P_1 \stackrel{def}{=} \lambda tp. tp = ([], \langle code\ contra \rangle)$$

$$P_2 \stackrel{def}{=} \lambda tp. tp = ([0], \langle (code\ contra, code\ contra) \rangle)$$

$$P_3 \stackrel{def}{=} \lambda tp. \exists k. tp = (0^k, \langle 0 \rangle)$$

$$\frac{\frac{\{P_1\} copy \{P_2\} \quad \{P_2\} H \{P_3\}}{\{P_1\} copy ; H \{P_3\}} \quad \{P_3\} dither \uparrow}{\{P_1\} contra \uparrow}$$

Undecidability

$contra \stackrel{def}{=} copy ; H ; dither$

- Suppose H decides whether $contra$ called with the code of $contra$ does **not** halt, then

$$Q_1 \stackrel{def}{=} \lambda tp. tp = ([], \langle code\ contra \rangle)$$

$$Q_2 \stackrel{def}{=} \lambda tp. tp = ([0], \langle (code\ contra, code\ contra) \rangle)$$

$$Q_3 \stackrel{def}{=} \lambda tp. \exists k. tp = (0^k, \langle 1 \rangle)$$

$$\frac{\frac{\{Q_1\} copy \{Q_2\} \quad \{Q_2\} H \{Q_3\}}{\{Q_1\} copy ; H \{Q_3\}} \quad \{Q_3\} dither \{Q_3\}}{\{Q_1\} contra \{Q_3\}}$$

Hoare Reasoning

- reasoning is quite demanding, e.g. the invariants of the copy-machine:

$$I_1 n(l, r) \stackrel{\text{def}}{=} (l, r) = ([], I^n) \quad \text{(starting state)}$$

$$I_2 n(l, r) \stackrel{\text{def}}{=} \exists i j. 0 < i \wedge i + j = n \wedge (l, r) = (I^i, I^j)$$

$$I_3 n(l, r) \stackrel{\text{def}}{=} 0 < n \wedge (l, tl\ r) = (0::I^n, [])$$

$$I_4 n(l, r) \stackrel{\text{def}}{=} 0 < n \wedge (l, r) = (I^n, [0, 1]) \vee (l, r) = (I^{n-1}, [1, 0, 1])$$

$$I_0 n(l, r) \stackrel{\text{def}}{=} 1 < n \wedge (l, r) = (I^{n-2}, [1, 1, 0, 1]) \vee \quad \text{(halting state)} \\ n = 1 \wedge (l, r) = ([], [0, 1, 0, 1])$$

$$J_1 n(l, r) \stackrel{\text{def}}{=} \exists i j. i + j + 1 = n \wedge (l, r) = (I^i, 1::1::0^j @ I^j) \wedge 0 < j \vee \\ 0 < n \wedge (l, r) = ([], 0::1::0^n @ I^n) \quad \text{(starting state)}$$

$$J_0 n(l, r) \stackrel{\text{def}}{=} 0 < n \wedge (l, r) = ([0], 1::0^n @ I^n) \quad \text{(halting state)}$$

$$K_1 n(l, r) \stackrel{\text{def}}{=} 0 < n \wedge (l, r) = ([0], 1::0^n @ I^n) \quad \text{(starting state)}$$

$$K_0 n(l, r) \stackrel{\text{def}}{=} 0 < n \wedge (l, r) = ([0], I^n @ 0::I^n) \quad \text{(halting state)}$$

Midway Conclusion

- feels awfully like reasoning about machine code
- compositional constructions / reasoning is not at all frictionless
- sizes

sizes:

UF	140843 constructors
URM	2 Mio instructions
UTM	38 Mio states

*old version: URM (12 Mio) UTM (112 Mio)

The Trouble With Hoare-Triples

- Whenever we wanted to prove

$$\{P\} p \{Q\}$$

- (1) we had to find invariants for each state
(not easy)
- (2) we had to find a termination order proving that p terminates (not easy either)

The Trouble With Hoare-Triples

- Whenever we wanted to prove

$$\{P\} p \{Q\}$$

- (1) we had to find invariants for each state
(not easy)
- (2) we had to find a termination order proving that p terminates (not easy either)

very little opportunity for automation

Inspiration from other Works

Stealing from other Works

Inspiration from other Works

- Jensen, Benton, Kennedy (2013), *High-Level Separation Logic for Low-Level Code*
- Myreen (2008), *Formal Verification of Machine-Code Programs*, PhD thesis
- Klein, Kolanski, Boyton (2012), *Mechanised Separation Algebra*

Better Composability

- an idea from Jensen, Benton & Kennedy who looked at X86 assembler programs and macros
- assembler for TMs:

$move_one_left \stackrel{def}{=}$

$\Lambda exit.$

$Inst (L, exit) (L, exit) ;$

$Label\ exit$

\Rightarrow represent "state" labels as functions
(with bound variables \Rightarrow locality)

Better Composability

$move_left_until_zero \stackrel{def}{=}$

$\Lambda \text{ start exit.}$

$Label \text{ start ;}$

$if_zero \text{ exit ;}$

$move_left ;$


$jmp \text{ start ;}$

$Label \text{ exit}$

$if_zero \ e \stackrel{def}{=} \Lambda \text{ exit. } Inst (W_0, e), (W_1, \text{exit}); Label \text{ exit}$

$jmp \ e \stackrel{def}{=} Inst (W_0, e), (W_1, e)$

An RM-API with TMs



- Suppose the first four registers of an RM contain 1,2,0 and 3, then the encoding is



Inc a

$Inc\ a \stackrel{def}{=}$

locate a ;
right_until_zero ;
move_right ;
shift_right ;
move_left ;
left_until_double_zero ;
write_one ;
left_until_double_zero ;
move_right ;
move_right

Separation Algebra

- use some infrastructure introduced by Klein et al in Isabelle/HOL
- and an idea by Myreen

$$\{p\} \ c \ \{q\}$$

p , c , q will be assertions in a separation logic

Separation Algebra

- use some infrastructure introduced by Klein et al in Isabelle/HOL
- and an idea by Myreen

$$\{p\} \ c \ \{q\}$$

p , c , q will be assertions in a separation logic

e.g. $\{st\ i \star hd\ n \star ones\ u\ v \star zero\ (v + 1)\}$

Separation Triples

$$\begin{aligned} \{p\} \ c \ \{q\} &\stackrel{def}{=} \\ &\forall \ cf \ r. \\ &\quad (p \star c \star r) \ cf \text{ implies} \\ &\quad \exists \ k. (q \star c \star r) \ (\text{steps } k \ cf) \end{aligned}$$


$$\begin{aligned} &\{ \text{st } i \star \text{hd } v \star \text{zero } u \star \text{ones } (u + 1) \ v \} \\ &\quad i:[\text{left_until_zero}]:j \\ &\{ \text{st } j \star \text{hd } u \star \text{zero } u \star \text{ones } (u + 1) \ v \} \end{aligned}$$

Inductions over *ones*

- What most simplifies the work is that we can do inductions over the "input" (inductively defined assertions)

Inductions over *ones*

- What most simplifies the work is that we can do inductions over the "input" (inductively defined assertions)
- Suppose *right_until_zero*:



$$\{ \{ st\ i \star hd\ u \star zero\ (v + 1) \star ones\ u\ v \} \\ i:[right_until_zero]:j \\ \{ st\ j \star hd\ (v + 1) \star zero\ (v + 1) \star ones\ u\ v \} \}$$

Automation

- we introduced some tactics for handling sequential programs

$$\{p\} \ i:[c_1 ; \dots ; c_n]:j \ \{q\}$$

- for loops we often only have to do inductions on the length of the input (e.g. how many 0s/1s are on the tape)
- no termination measures are needed

Register Machines

- We could also use Jensen's et al work to give a more appropriate **view** on register machines

$$\{p\} \ i:[rm_c]:j \ \{q\}$$

- Rule for *Inc*

$$\begin{array}{l} RM. \quad \{pc \ i \star m \ a \ v \} \\ \quad \quad i:[\textit{Inc} \ a \]:j \\ \quad \quad \{pc \ j \star m \ a \ (\textit{Suc} \ v)\} \end{array}$$

- Rules for *Dec*

$$\begin{array}{l} RM. \quad \{(pc \ i \star m \ a \ (\textit{Suc} \ v))\} \\ \quad \quad i:[\textit{Dec} \ a \ e \]:j \\ \quad \quad \{pc \ j \star m \ a \ v\} \end{array}$$

$$\begin{array}{l} RM. \quad \{pc \ i \star m \ a \ 0 \} \\ \quad \quad i:[\textit{Dec} \ a \ e \]:j \\ \quad \quad \{pc \ e \star m \ a \ 0 \} \end{array}$$

Conclusion

- What started out as a student project, turned out to be much more fun than first thought.
- Where can you claim that you proved the correctness of a 38 Mio instruction program?
(ca. 7000 is the soa 😊)
- We learned a lot about current verification technology for low-level code (we had no infrastructure: CPU model).
- The existing literature on TMs & RMs leave out quite a bit of the story (not to mention contains bugs).