Automatic Safety Proofs for Asynchronous Memory Operations

Matko Botičan  Mike Dodds  Alistair F. Donaldson  Matthew J. Parkinson
University of Cambridge, UK  University of Oxford, UK  Microsoft Research Cambridge, UK
{matko.botincan,mike.dodds}@cl.cam.ac.uk  alastair.donaldson@comlab.ox.ac.uk  mattpark@microsoft.com

Abstract
We present a work-in-progress proof system and tool, based on separation logic, for analysing memory safety of multicore programs that use asynchronous memory operations.

Categories and Subject Descriptors F.3.1 [Logics and Meanings of Programs]: Specifying, Verifying & Reasoning about Programs

General Terms Languages, Theory, Verification

Keywords Separation logic, memory safety, concurrency

1. Introduction
Asynchronous memory operations are an important feature of modern multicore systems. They provide a means for coping with the high cost of shared memory access: cores can delegate data-movement to dedicated hardware, and continue processing on fast, private memory, without contention. Asynchronous memory operations are widely available, e.g. DMA operations in the Cell BE, I/O Acceleration Technology in Intel Xeon cores, and asynchronous memory copying in CUDA/OpenCL.

The high performance permitted by asynchronous memory operations comes at a price: increased programming complexity. Erroneous synchronisation within a thread can lead to data races, for example when copying a section of memory by an asynchronous operation and then writing to it before the operation completes. If a function returns while an asynchronous operation on a local variable is still pending (perhaps as a part of a speculative pre-fetch), the operation may corrupt the stack frame of subsequently called functions. These problems are compounded in a multithreaded setting: incorrectly managed asynchronous operations can lead to inter-core data races. Asynchronous operations run concurrently with other threads, and they have undefined behaviour over written memory until synchronised. The defects described above thus lead to highly nondeterministic behaviour, thus buggy programs may behave entirely correctly on some implementations, while failing dramatically on others.

We report work in progress on a methodology and tool for automatically proving safety of multicore programs that use asynchronous memory operations. Reasoning about such operations involves complex flow-, path- and context-sensitive analysis of accesses to possibly overlapping regions of memory. We propose a deductive, proof-based approach that enables automation of this analysis. If a proof can be found via our method then the program is guaranteed to be race-free and memory-safe. We show how proofs are performed with an example drawn from the IBM Cell SDK [4]. We then outline our approach to automating this proof strategy.

2. Proving safety: a worked example
Single buffering. In the example of Fig. 1, a master thread divides array processing among several slave threads. The master thread runs on the host core, while slave threads run on accelerator cores equipped with scratch-pad memory, e.g. SPEs in the Cell BE architecture. The slave function, operation get/put initiates an asynchronous copy to/from the thread’s private memory, respectively. Operations are parameterised by associated tags; calling wait on a tag t blocks until all operations associated with t have completed. The function slave uses these operations to implement single buffering. An internal buffer of size M is used to store chunks of the shared array. Operations get and put are used to fill the buffer and push the results of processing (details of which are omitted) back to the main program. More complex algorithms, using double- or triple-buffering, exploit asynchrony to improve performance by overlapping computation with communication.

Proving safety. Our system is based on separation logic [5], which extends Hoare logic to permit reasoning about dynamically allocated data structures. This is achieved via a new spatial conjunction logical connective: $P_1 * P_2$ means that there exists a splitting of the
memory into two disjoint parts, one satisfying $P_1$ and the other $P_2$. Separation logic also has a new rule, the frame rule, which allows us just consider the memory that a command changes, and know that the rest is unchanged implicitly.

To reason about the single-buffer example, we introduce two new assertions: $arr(x, l)$ denotes that $x$ is the address of the first element of an array segment of length $l$; $MFC(t, O)$ (for ‘memory flow controller’), denotes pending asynchronous memory operations. The argument $t$ is the tag controlling the operations, while $O$ is the set of pending operations. When a thread calls $\text{get}$ or $\text{put}$, the arguments of the operation are added, as follows:

\[
\begin{align*}
\{ \text{arr}(l, s) \ast \text{arr}(h, s) \ast \text{MFC}(t, O) \} & \quad \text{get/put}(l, h, s, t) \{ \text{MFC}(t, \{l, h, s\} \cup O) \}
\end{align*}
\]

Note that the source and target arrays disappear in the operation post-conditions. Intuitively, these resources are given away to the memory flow controller until the operation finishes. This transfer of resources is essential to ensure race-freedom of the client program.

The above specifications require that each operation can write to both local and shared arrays. In our real proof system, we additionally parameterise arrays by a permission level $\pi$, controlling read and write access. If $\pi \in \{0, 1\}$ then the elements of the array can only be read by the thread, while if $\pi = 1$ then the elements can also be written to. The specification for $\text{get}$ is then as follows (the specification for $\text{put}$ is dual):

\[
\begin{align*}
\{ \text{arr}(l, s) \ast \text{arr}(\pi, h, s) \ast \text{MFC}(t, O) \} & \quad \text{get}(l, h, s, t) \{ \text{MFC}(t, \{l, h, s\} \cup O) \}
\end{align*}
\]

When a thread calls $\text{wait}(\cdot)$, the resources held by the memory flow controller are returned. Here $\underline{i}$ is the iterated version of $i$:

\[
\begin{align*}
\{ \text{MFC}(t, O) \} & \quad \text{wait}(\underline{i}) \{ \text{MFC}(t, \underline{i}) \}
\end{align*}
\]

The precondition to $\text{slave}$ must ensure that the function can read elements of the in array and write to elements of the out array:

\[
\begin{align*}
\text{arr}(n, M \cdot L) & \ast \text{arr}(\text{out}, M \cdot L)
\end{align*}
\]

(1)

The proof for the body of the while loop in $\text{slave}$ is given in Fig. 2; it uses the array segment splitting rule that allows $\text{arr}(x, l)$ to be split as $\text{arr}(x, i) \ast \text{arr}(x+i, l-i)$ for $0 < i < l$. This rule is also applied backwards to combine smaller array segments into a bigger one. At slave’s exit point we end up with the postcondition having the same symbolic representation as the precondition.

Verifying $\text{master}$ (Fig. 3) requires rules for $\text{fork}$ and $\text{join}$. Here $\Gamma$ is an environment associating threads with specifications.

\[
\Gamma \vdash \{ P[e/x] \} \quad \text{fork}
\]

\[
\Gamma \vdash \{ \text{thread}(t, f, e) \} \quad \text{join}
\]

Upon forking a new thread, the parent thread obtains the assertion thread that stores information about passed arguments for program variables and gives up ownership of the precondition of the function. Joining requires that the executing thread owns the thread handle which it then exchanges for the function’s postcondition.

3. Automating the proof system

We have built a prototype tool for automating proofs of the kind illustrated in §2; the proof annotations in Figs. 2 and 3, marked in blue, were synthesized by our tool. The tool accepts Cell BE programs written in a C fragment, where asynchronous memory operations correspond to DMA requests. An input program is translated into the internal representation of jStar, a theorem prover for separation logic [2]. Using jStar, we have built a fully-fledged proof system for race-freedom and memory safety in presence of thread concurrency, incorporating the proof rules of §2. Asynchronous memory operations are defined at the byte level but are usually applied to structured data. Our logic uses rewrite rules to marshal data between structured and byte-level representations, according to the C memory model and Cell alignment rules. Arithmetic obligations are discharged to an SMT solver. Currently, the user is required to manually specify pre- and post-conditions for functions (e.g., like the one in Eq. 1 for the slave function). To avoid this, we plan to use abduction [1]. Abduction automatically generates (approximations of) resources needed for an operation to execute without error. They can be pushed to the start of a function, automatically generating (partial) preconditions, and from that function specifications.

Unlike an approach to solving this problem based on model checking [3], our method applies to concurrent programs that use dynamic thread creation. Our implementation focuses on Cell BE programs, but could be applied to other platforms (e.g., CUDA and OpenCL). We are intentionally building our logic and our tools to be generic and modular, thus adaptable to these other settings.

References