Lecture 2

Gates, Circuits and Boolean Functions
In this lecture we will:

- Introduce an electronic representation of Boolean operators called **digital gates**.
- Define a schematic representation for digital gates.
- Use digital gates to create practical circuits.
- Define two more basic Boolean operators: **XOR** and **XNOR**.
- Introduce the concept of the **Control Variable** in a digital circuit.
Digital Gates

In the last lecture we looked at Boolean algebra from a mathematical point of view, but we also introduced a diagramatic representation of Boolean equations, for example:

This diagramatic representation describes an electronic circuit that will implement the equation, and in the circuit the individual Boolean operators are called digital gates.
Instead of labelled boxes, a standard set of easy-to-recognise symbols is normally used to represent boolean functions.

A circle is all that is required to indicate NOT. The triangle is provided to indicate the input/output direction.
Inverting functions

A circle can be added to the AND and OR symbol outputs to create NAND and NOR gates.

**NAND**

\[
\begin{array}{c}
A \\
B
\end{array} \quad (A \cdot B)' \\
\]

**NOR**

\[
\begin{array}{c}
A \\
B
\end{array} \quad (A + B)'
\]

Circles can also be placed at the inputs to these gates, but this does not create a recognised Boolean function.

\[
\begin{array}{c}
A \\
B
\end{array} \quad A'.B'
\]
Note that NAND/NOR are commonly used building blocks for most circuits:

NAND/NOR can easily be constructed from transistors as we will see in lecture 5.

NAND is complete

(A set of Boolean functions $f_1,f_2$, is complete if and only if any Boolean function can be generated by a combination these functions.)
The NAND gate is all we need

It is possible to build all other gates out of NAND gates.

We can create a NOT gate using the Indempotent law:

\[ A \cdot A = A \quad \text{therefore} \quad (A \cdot A)' = A' \]
The NAND gate is all we need

To create an AND gate we apply the Involution law:

$$(A')' = A$$

making use of our newly designed inverter:
The NAND gate is all we need

To make an OR gate we need to apply de Morgan’s theorem:

\[ A + B = (A' \cdot B')' \]

We can just invert the output to make a NOR gate.

Logicians call NAND the Sheffer Stroke
Can you build every other gate using just the NOR gate?
Building more complex circuits

What happens if we cascade two NAND gates?

We can analyse this circuit using Boolean Algebra:

\[ I = (B.C)' \]

\[ X = (A.I)' = (A.(B.C)')' \]

Applying de Morgan we get:

\[ X = A' + B.C \]
Building more complex circuits

An alternative way of analysing the circuit is to build a truth table:

\[
\begin{array}{ccc|c|c}
A & B & C & I = (B \cdot C)' & X = (A \cdot I)' \\
0 & 0 & 0 & 1 & 1 \\
0 & 0 & 1 & 1 & 1 \\
0 & 1 & 0 & 1 & 1 \\
0 & 1 & 1 & 0 & 1 \\
1 & 0 & 0 & 1 & 0 \\
1 & 0 & 1 & 1 & 0 \\
1 & 1 & 0 & 1 & 0 \\
1 & 1 & 1 & 0 & 1 \\
\end{array}
\]
Building a three input NAND gate

Cascading two 2-input NAND gates does not do the job, but we can design a 3 input NAND gate using Boolean algebra:

\[ X = (A.B.C)' = (A.(B.C))' \]
Two new gates

Here we define two new gates which can be very useful:

**Exclusive Or (XOR)**

\[
\begin{array}{ccc}
A & B & R \\
0 & 0 & 0 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 0 \\
\end{array}
\]

\[R = A \cdot B' + A' \cdot B\]

**Exclusive Nor (XNOR)**

\[
\begin{array}{ccc}
A & B & R \\
0 & 0 & 1 \\
0 & 1 & 0 \\
1 & 0 & 0 \\
1 & 1 & 1 \\
\end{array}
\]

\[R = A' \cdot B' + A \cdot B\]
Building an XOR gate from NAND gates

Since the NAND gate is complete we should be able to construct an XOR gate using only NANDs.

We can start with the Boolean equation:

\[ A \text{ XOR } B = A' . B + A . B' \]

and use de Morgan’s theorem

\[ A \text{ XOR } B = ((A' . B)' . (A . B')')' \]

This does the job, but is it the best circuit?
No: this circuit is smaller

Problem - How do we prove that this circuit implements the correct Boolean function?
The Logician's Solution

\[ R = (D.E)' = ((A.C)'(B.C)')' = ((A.(A.B)')(B.(A.B)')')' \]

- Apply de Morgan: \[ R = (A.(A.B)') + (B.(A.B)') \]
- Apply de Morgan: \[ R = A(A'+B') + B(A'+B') \]
- Distributivity: \[ R = AA'+A.B' + B.A'+B.B' \]
- Simplify: \[ R = A.B' + B.A' \]
The Hardware Engineer’s Solution

Work round the circuit to construct the input/output truth table, and verify that it is the same as the XOR gate.
How many possible gates are there?

So far we have seen ONE one-input gate and SIX two-input gates, but in theory there are FOUR possible one-input gates and SIXTEEN possible two-input gates.

Are there any more useful one-input gates?
We enumerate all one-input gate possibilities

<table>
<thead>
<tr>
<th>A</th>
<th>G0</th>
<th>G1</th>
<th>G2</th>
<th>G3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Clearly G2 in the above table is the inverter, and the other three possible gates are useless.

We can also define the gate function using algebra with the following table:

<table>
<thead>
<tr>
<th>R =</th>
<th>G0</th>
<th>G1</th>
<th>G2</th>
<th>G3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>A</td>
<td>A'</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>
What are the possible 2 input gates?

For two inputs we have 4 possible input values and therefore sixteen possible two input gates.

As before we can enumerate all the possibilities and see what they do.
The sixteen possible two-input gates

<table>
<thead>
<tr>
<th>AB</th>
<th>G0</th>
<th>G1</th>
<th>G2</th>
<th>G3</th>
<th>G4</th>
<th>G5</th>
<th>G6</th>
<th>G7</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>R</td>
<td>0</td>
<td>AND</td>
<td>A</td>
<td>B</td>
<td>XOR</td>
<td>OR</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>AB</th>
<th>G8</th>
<th>G9</th>
<th>G10</th>
<th>G11</th>
<th>G12</th>
<th>G13</th>
<th>G14</th>
<th>G15</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>R</td>
<td>NOR</td>
<td>XNOR</td>
<td>B'</td>
<td>A'</td>
<td>NAND</td>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Designing circuits using just NAND and NOR

Of all the useful gates, NAND and NOR are simpler and smaller to build and faster in operation.

When designing a circuit to calculate a Boolean function, it makes sense to try and engineer it by using these gates only.

To do that it is helpful to be able to manipulate the schematic circuit diagram.
Applying de Morgan’s Theorem Grapically

de Morgan’s theorem can be applied graphically.

\[ A + B = (A' \cdot B')' \]

has the circuit equivalent:

For simplicity we can use just circles for inversion:
Manipulating Circuit Diagrams

Often circuits can be simplified through symbolic manipulation

The transformation increases the number of NAND/NOR gates by 1.

Apply de Morgan's theorem  Re-group and cancel the inverte
Control and Data Variables

Suppose we want to design a controlled function circuit. For example when \( C = 0 \) the output is 0, and when \( C = 1 \) the output is \( A \):

This is the same as a 2 input 1 output gate BUT functionally we interpret it to have: 1 data input, 1 control input and 1 output.
Control and Data Variables

If we construct a truth table from the specification, we find that the above circuit can be implemented with just one AND gate:

![Diagram of AND gate with inputs A and C, and output R]

This example shows why the name “gate” is used.
An Important Control Circuit

Consider a circuit with two data inputs A and B and once control input C and one output defined as follows:

- if $C=0$ the output $R=A$
- if $C=1$ the output $R=B$

This is in essence a digital switch and is called a multiplexer.
Implementing a Multiplexer

We use the Boolean AND function to “gate” the signals from A and B individually, and combine the result with an OR gate. We are using the rule that $A + 0 = A$ and $0 + B = B$.

The complete circuit is: