

COLLABORATORS



Mark Batty



George Constantinides



Nadesh Ramanathan



Alastair Donaldson



Tyler Sorensen



Brad Beckmann

THIS TALK



• Weak memory



- Weak memory
- Formalising the OpenCL memory model



- Weak memory
- Formalising the OpenCL memory model
- Implementing the OpenCL memory model on GPUs



- Weak memory
- Formalising the OpenCL memory model
- Implementing the OpenCL memory model on GPUs
- Implementing the OpenCL memory model on FPGAs

r0=1 r1=1

r0=1 r0=0 r1=1 r1=1

r0=1	r0=0	r0=1
r1=1	r1=1	r1=0





$$MOV [x] 1 MOV [y] 1$$

$$MOV r0 [y] MOV r1 [x]$$

r0=1	r0=0	r0=1	r0=0
r1=1	r1=1	r1=0	r1=0















WEAK MEMORY IS HARD!

- x86 proved tricky to formalise correctly [Sarkar et al., POPL'09; Owens et al., TPHOLs'09]
- Bug found in deployed "Power 5" processors [Alglave et al., CAV'10]
- C++ specification did not guarantee its own key property [Batty et al., POPL'11]
- Routine compiler optimisations are invalid under Java and C++ memory models [Sevcik, PLDI'11; Vafeiadis et al. POPL'15]
- Behaviour of NVIDIA graphics processors contradicted
 NVIDIA's programming guide [Alglave et al., ASPLOS'15]





- Formalising the OpenCL memory model
- Implementing the OpenCL memory model on GPUs
- Implementing the OpenCL memory model on FPGAs













For an atomic operation **B** that reads the value of an atomic object **M**, if there is a *memory_order_seq_cst* fence **X** sequenced-before **B**, then **B** observes either the last *memory_order_seq_cst* modification of **M** preceding **X** in the total order **S** or a later modification of **M** in its modification order. [OpenCL 2.0 standard, 2015]





For an atomic operation **B** that reads the value of an atomic object **M**, if there is a *memory_order_seq_cst* fence **X** sequenced-before **B**, then **B** observes either the last *memory_order_seq_cst* modification of **M** preceding **X** in the total order **S** or a later modification of **M** in its modification order. [OpenCL 2.0 standard, 2015]

"OpenCL"

withoutsc

let mo = co & ((!nonatomicloc)^2) let sb = po let rb = (rf^-1; mo) \ id

(* Access modes *) let mo_acq = memory_order_acquire let mo rel = memory_order_release let mo_acq_rel = memory_order_acq_rel let mo_rlx = memory_order_relaxed let mo_sc = memory_order_sea_cst

(* Scope annotations *) let s_wi = memory_scope_work_item let s wg = memory_scope_work_group let s_dev = memory_scope_device let s_all = memory_scope_all_svm_devices

(* Synchronisation *)

let acq = (mo_acq | mo_acq_rel | mo_sc) & (R | F) let rel = (mo_rel | mo_acq_rel | mo_sc) & (W | F)

```
(* Fences sequenced before or after *)
let Fsb = [F]; sb
let sbF = sb; [F]
```

(* Release sequence *) let rs' = wi | (unv; [R & W])

(* Inclusive scopes, less conservative

let incl1 = ([s_wg];wg) | ([s_dev];dev)

| ([s_all];unv)

(* Release-acquire synchronisation *)

[[r & rel]; Fsb?; [W \ s_wi]; rs?; [r]; rf;

[R \ s_wi]; sbF?; [acq & r]) & incl & -wi

(unused) version *)

let ra sw(r) =

let incl' = incl1 & incl1^-1

(* Inclusive scopes *)

let incl = wg & s_wg^2 | dev & s_dev^2 | s_all^2

let rs = mo & rs' & ~((mo & ~rs') ; mo)

let coh(hb) = (rf^-1)?; mo; rf?; hb irreflexive coh(ghb) as O-CohG irreflexive coh(lhb) as 0-CohL

(* Consistency of reads *)

(* Visible side effects *)

that is visible. *)

(* Consistency of RMWs *)

irreflexive rf; (ghb | lhb) as 0-Rf

let vis(hb) = (W * R) & hb & loc &

happened. *)

(* Coherence *) [*********

(* Global and local happens-before *) let ghb = (((G^2) & (sb | (I * |I))) | gsw)+ let lhb = (((L^2) & (sb | (I * !I))) | lsw)+ show ghb show lhb irreflexive ghb as 0-HbG irreflexive lhb as 0-HbL

(* A load can only read from a store that already

-((hb & loc); [W]; hb)

(* A non-atomic load can only read from a store

empty (rf;[G & nonatomicloc])\vis(ghb) as O-NaRfG empty (rf;[L & nonatomicloc])\vis(lhb) as O-NaRfL

irreflexive rf | (mo;mo;rf^-1) | (mo;rf) as 0-Rmw

(* Happens-before *)

(* Barrier synchronisation *)

(* Global and local synchronises-with *) let gsw = ra_sw(G) | bar_sw(G) | (scf & ra_sw(L)) let lsw = ra_sw(L) | bar_sw(L) | (scf & ra_sw(G))

(* Allowed to synchronise on the other region *) let scf = mo_sc^2 | (G & L & F)^2

let bar sw(r) = (entry fence * exit fence) & same_B & ~wi & wg & r^2

F at fe la pr

of

"OpenCL"

withoutsc

let mo = co & ((!nonatomicloc)^2) let sb = po let rb = (rf^-1; mo) \ id

(* Access modes *) let mo_acq = memory_order_acquire let mo_rel = memory_order_release let mo_acq_rel = memory_order_acq_rel let mo_rlx = memory_order_relaxed let mo_sc = memory_order_seq_cst

(* Scope annotations *) let s_wi = memory_scope_work_item let s wg = memory_scope_work_group let s_dev = memory_scope_device let s_all = memory_scope_all_svm_devices

(* Synchronisation *)

let acq = (mo_acq | mo_acq_rel | mo_sc) & (R | F) let rel = (mo_rel | mo_acq_rel | mo_sc) & (W | F)

```
(* Fences sequenced before or after *)
let Fsb = [F]; sb
let sbF = sb; [F]
```

(* Release sequence *) let rs' = wi | (unv; [R & W]) let rs = mo & rs' & ~{(mo & ~rs') ; mo)

(* Inclusive scopes *) let incl = wg & s_wg^2 | dev & s_dev^2 | s_all^2

(* Inclusive scopes, less conservative (unused) version *) let incl1 = ([s_wg];wg) | ([s_dev];dev)

| ([s_all];unv) let incl' = incll & incll^-1

(* Release-acquire synchronisation *) let ra_sw(r) = ([r & rel]; Fsb?; [W \ s_wi]; rs?; [r]; rf;

```
-((hb & loc); [W]; hb)
(* A non-atomic load can only read from a store
  that is visible. *)
empty (rf;[G & nonatomicloc])\vis(ghb) as O-NaRfG
empty (rf;[L & nonatomicloc])\vis(lhb) as O-NaRfL
```

(* A load can only read from a store that already

(* Consistency of RMWs *) mourney rf^_1) | (mo:rf) as 0-Rmw

Key publication: ACM POPL 2016 (with Batty & Donaldson)

(* Barrier synchronisation *) let bar sw(r) = (entry fence * exit fence) & same_B & ~wi & wg & r^2

let gsw = ra_sw(G) | bar_sw(G) | (scf & ra_sw(L)) let lsw = ra_sw(L) | bar_sw(L) | (scf & ra_sw(G))

(* Global and local synchronises-with *)

let scf = mo_sc^2 | (G & L & F)^2

(* Global and local happens-before *)

let coh(hb) = (rf^-1)?; mo; rf?; hb

irreflexive rf; (ghb | lhb) as 0-Rf

let vis(hb) = (W * R) & hb & loc &

irreflexive coh(ghb) as O-CohG

irreflexive coh(lhb) as 0-CohL

(* Consistency of reads *)

(* Visible side effects *)

happened. *)

let ghb = (((G^2) & (sb | (I * |I))) | gsw)+

let lhb = (((L^2) & (sb | (I * !I))) | lsw)+

(* Happens-before *)

irreflexive ghb as 0-HbG irreflexive lhb as 0-HbL

show ghb

show lhb

(* Coherence *)

[*********





For an atomic operation **B** that reads the value of an atomic object **M**, if there is a *memory_order_seq_cst* fence **X** sequenced-before **B**, then **B** observes either the last *memory_order_seq_cst* modification of **M** preceding **X** in the total order **S** or a later modification of **M** in its modification order. [OpenCL 2.0 standard, 2015]





Formalising the OpenCL memory model

- Implementing the OpenCL memory model on GPUs
- Implementing the OpenCL memory model on FPGAs












	na or WG	DV (not remote)	DV (remote)
r=load(x)	LD r x	INV _{L1} WG LD r x	$FLU_{L1} DV$ $INV_{L1} WG$ $LK x$ $LD r x$
store(x,r)	ST r x	FLU _{L1} WG ST r x	$ \left. \begin{array}{c} FLU_{L1} & WG \\ ST & r & x \\ INV_{L1} & DV \end{array} \right\} LK & x \\ \end{array} $
r=fetch_inc(x)	INC _{L1} r x	FLU_{L1} WG INV _{L1} WG INC _{L2} r x	FLU _{L1} DV INV _{L1} WG INC _{L2} r x INV _{L1} DV



	na or WG	DV (not remote)	DV (remote)
r=load(x)	LD r x	INV _{L1} WG LD r x	$FLU_{L1} DV$ $INV_{L1} WG$ $LK x$ $LD r x$
store(x,r)	ST r x	FLU _{L1} WG ST r x	$ \left. \begin{array}{c} FLU_{L1} & WG \\ ST & r & x \\ INV_{L1} & DV \end{array} \right\} LK & x \\ \end{array} $
r=fetch_inc(x)	INC _{L1} r x	FLU_{L1} WG INV _{L1} WG INC _{L2} r x	FLU _{L1} DV INV _{L1} WG INC _{L2} r x INV _{L1} DV

	na or WG	DV (not remote)	DV (remote)
r=load(x) message	LD r x passing error	INV _{L1} WG LD r x	$FLU_{L1} DV$ $INV_{L1} WG$ $LK x$ $LD r x$
store(x,r)	ST r x	FLU _{L1} WG ST r x	$ \left. \begin{array}{c} FLU_{L1} & WG \\ ST & r & x \\ INV_{L1} & DV \end{array} \right\} LK & x \\ \end{array} $
r=fetch_inc(x)	INC_{L1} rx	FLU_{L1} WG INV _{L1} WG INC _{L2} r x	FLU _{L1} DV INV _{L1} WG INC _{L2} r x INV _{L1} DV

	na or WG	DV (not remote)	DV (remote)
r=load(x) message	LD r x passing error	INV _{L1} WG LD r x	$ \left. \begin{array}{c} FLU_{L1} & DV \\ INV_{L1} & WG \\ LD & r & x \end{array} \right\} LK & x $
store(x,r)	ST r x RMW ator	FLU _{L1} WG ST r x micity error	$ \left. \begin{array}{c} FLU_{L1} & WG \\ ST & r & x \\ INV_{L1} & DV \end{array} \right\} LK & x \\ \end{array} $
r=fetch_inc(x)	INC _{L1} r x	FLU_{L1} WG INV _{L1} WG INC _{L2} r x	FLU _{L1} DV INV _{L1} WG INC _{L2} r x K _{rmw} INV _{L1} DV

	na or WG	DV (not remote)	DV (remote)
r=load(x) message	LD r x passing error	Unneces INVL1 WG LD r x	Sary locking FLU _{L1} DV INV _{L1} WG LD r x
store(x,r)	ST r x RMW atoi	FLU _{L1} WG ST r x micity error	$ \left. \begin{array}{c} FLU_{L1} & WG \\ ST & r & x \\ INV_{L1} & DV \end{array} \right\} LK & x \\ \end{array} $
r=fetch_inc(x)	INCL1 r x	FLU_{L1} WG INV _{L1} WG INC _{L2} r x	FLU _{L1} DV INV _{L1} WG INC _{L2} r x LK _{rmw} INV _{L1} DV

	na or WG	DV (not remote)	DV (remote)
r=load(x)	LD r x	LD r x INV _{L1} WG	LD r x FLU _{L1} DV INV _{L1} WG
store(x,r)	ST r x	FLU _{L1} WG ST r x	$ \left. \begin{array}{c} FLU_{L1} & WG \\ INV_{L1} & DV \\ ST & r & x \end{array} \right\} LK_{rmw} $
r=fetch_inc(x)	INC_{L1} rx	FLU _{L1} WG INC _{L2} r x INV _{L1} WG	FLU _{L1} WG INV _{L1} DV INC _{L2} r x FLU _{L1} DV INV _{L1} WG





"Only after the work by John and others in the programming languages community, have programmers gained confidence in using fine-grain inter-thread communication and synchronization on GPUs." Dr Brad Beckmann, Principal Researcher, AMD



"Only after the work by John and others in the programming languages community, have programmers gained confidence in using fine-grain inter-thread communication and synchronization on GPUs." Dr Brad Beckmann, Principal Researcher, AMD

Key publication: ACM OOPSLA '15 (with Batty, Beckmann, & Donaldson)

























Key publication: ACM POPL '17 (with Batty, Sorensen, & Constantinides)











Key publication: ACM PLDI '18 (with Chong & Sorensen)





Formalising the OpenCL memory model

Implementing the OpenCL memory model on GPUs

• Implementing the OpenCL memory model on FPGAs











r = atomic_load(&y, memory_order_acquire);



not supported

r = atomic_load(&y, memory_order_acquire);


r = atomic_load(&y, lock();
memory_order_acquire); r = y;
unlock();

Clock cycle:	1	2	3	4	5	6
r1 = x	loa	d x				
r2 = atomic_load(&y, acquire)			load y			
r3 = z					loa	d z

Clock cycle:	1	2	3	4	5	6
r1 = x	loa	d x				
r2 = atomic_load(&y, acquire)			load y			
r3 = z					load z	

"Too conservative!"

Clock cycle:	1	2	3	4	5	6
r1 = x	load x					
r2 = atomic_load(&y, acquire)	load y					
r3 = z	load z					

Clock cycle:	1	2	3	4	5	6
r1 = x	load x					
r2 = atomic_load(&y, acquire)	load y					
r3 = z	load z					

"Too aggressive!"

Clock cycle:	1	2	3	4	5	6
r1 = x	load x					
r2 = atomic_load(&y, acquire)	load y					
r3 = z			load z			

Clock cycle:	1	2	3	4	5	6
r1 = x	load x					
r2 = atomic_load(&y, acquire)	load y					
r3 = z			load z			

"Just right!"

Clock cycle:	1	2	3	4	5	6
r1 = x	load x					
r2 = atomic_load(&y, acquire)	load y					
r3 = z	load z					

"Too aggressive!"

Clock cycle:	1	2	3	4	5	6
r1 = x	load x					
r2 = atomic_load(&y, acquire)	load y					
r3 = z	load z					

"Too aggressive!" ... or is it?





Key publications: ACM FPGA '17, IEEE Trans. on Computers '17, IEEE FCCM '18 (with Ramanathan, Fleming & Constantinides)

THE FUTURE?



THE FUTURE?

