

Towards Verified Hardware Compilation

John Wickerson Imperial College London

FMATS Workshop, Microsoft Research Cambridge, 24 Sep 2018

Collaborators



Nadesh Ramanathan



George Constantinides


3

Hardware Compilation?

• Also called "high-level synthesis".

- Also called "high-level synthesis".
- Basic idea: translate C (or OpenCL, or ...) to Verilog.

- Also called "high-level synthesis".
- Basic idea: translate C (or OpenCL, or ...) to Verilog.
- Custom hardware can be 10x faster and 10x more powerefficient than running software on a processor.



(1) S.O. Settle, "High-performance Dynamic Programming on FPGAs with OpenCL", in *High Performance Extreme Computing (HPEC)*, 2013.

• Use of hardware compilers has grown ~20x since 2011.⁽²⁾

(2) S. Raje, "Extending the power of FPGAs to software developers", in *Field-Programmable Logic and Applications (FPL)*, 2015. Keynote.


- Use of hardware compilers has grown ~20x since 2011.⁽²⁾
- There are ~19x more software engineers than hardware engineers.⁽³⁾

- (2) S. Raje, "Extending the power of FPGAs to software developers", in *Field-Programmable Logic and Applications (FPL)*, 2015. Keynote.
- (3) United States Bureau of Labor Statistics, "Occupational Outlook Handbook, 2016–17 Edition", 2015.

- Use of hardware compilers has grown ~20x since 2011.⁽²⁾
- There are ~19x more software engineers than hardware engineers.⁽³⁾
- A user survey found "Lack of C-to-RTL formal verification" to be the biggest problem with hardware compilation.⁽⁴⁾

- (2) S. Raje, "Extending the power of FPGAs to software developers", in *Field-Programmable Logic and Applications (FPL)*, 2015. Keynote.
- (3) United States Bureau of Labor Statistics, "Occupational Outlook Handbook, 2016–17 Edition", 2015.
- (4) Deep Chip, "Survey on HLS verification issues and power reduction", 2014. http://www.deepchip.com/items/0544-03.html

Hardware Compilation of Concurrency



• Atomics must appear to execute **instantaneously** to other threads

- Atomics must appear to execute instantaneously to other threads
- Atomics provide a variety of **ordering** guarantees

- Atomics must appear to execute **instantaneously** to other threads
- Atomics provide a variety of **ordering** guarantees

```
x = 1;
atomic_store(&y, 1,
memory_order_release); r = atomic_load(&y,
memory_order_acquire);
if (r==1) { print(x); }
```

- Atomics must appear to execute instantaneously to other threads
- Atomics provide a variety of **ordering** guarantees

```
x = 1;
atomic_store(&y, 1,
memory_order_release); r = atomic_load(&y,
memory_order_acquire);
if (r==1) { print(x); }
```

```
r1 = atomic_load(&x,
    memory_order_relaxed);
r2 = atomic_load(&x,
    memory_order_relaxed);
```

```
atomic_store(&x, 1,
    memory_order_relaxed);
```

• x86 proved tricky to formalise correctly.^(5,6)

- (5) Sarkar et al., *POPL*, 2009.
- (6) Owens et al., *TPHOLs*, 2009.

- x86 proved tricky to formalise correctly.^(5,6)
- Bug found in deployed "IBM Power 5" processors.⁽⁷⁾


- (5) Sarkar et al., *POPL*, 2009.
- (6) Owens et al., *TPHOLs*, 2009.
- (7) Alglave et al., *CAV*, 2010.


- x86 proved tricky to formalise correctly.^(5,6)
- Bug found in deployed "IBM Power 5" processors.⁽⁷⁾
- C++ specification did not guarantee its own key property.⁽⁸⁾

- (5) Sarkar et al., *POPL*, 2009.
- (6) Owens et al., *TPHOLs*, 2009.
- (7) Alglave et al., *CAV*, 2010.
- (8) Batty et al., *POPL*, 2011.

- x86 proved tricky to formalise correctly.^(5,6)
- Bug found in deployed "IBM Power 5" processors.⁽⁷⁾
- C++ specification did not guarantee its own key property.⁽⁸⁾
- Behaviour of NVIDIA's graphics processors contradicted their own programming guide.⁽⁹⁾
- (5) Sarkar et al., *POPL*, 2009.
- (6) Owens et al., *TPHOLs*, 2009.
- (7) Alglave et al., *CAV*, 2010.
- (8) Batty et al., *POPL*, 2011.
- (9) Alglave et al., *ASPLOS*, 2015.










r = atomic_load(&y, memory_order_acquire);











not supported




r = atomic_load(&y, memory_order_acquire);










lock(); r = y;unlock();

.

(intel)


E XILINX

FPGA




r = atomic_load(&y, memory_order_acquire);





r = atomic_load(&y, memory_order_acquire);

r = y;



- Atomics must appear to execute instantaneously to other threads
- Atomics provide a variety of **ordering** guarantees

- Atomics must appear to execute **instantaneously** to other threads
- Atomics provide a variety of **ordering** guarantees

- Atomics must appear to execute **instantaneously** to other threads
- Atomics provide a variety of **ordering** guarantees

r1 = atomic_load(&x, memory_order_relaxed); r2 = atomic_load(&x, memory_order_relaxed); atomic_store(&x, 1, memory_order_relaxed);

<pre>r1 = atomic_load(&x, memory_order_relaxed); r2 = atomic_load(&x, memory_order_relaxed);</pre>	<pre>atomic_store(&x, 1, memory_order_relaxed);</pre>
r1 = x; r2 = x;	x = 1;

<pre>r1 = atomic_load(&x, memory_order_relaxed); r2 = atomic_load(&x, memory_order_relaxed);</pre>	<pre>atomic_store(&x, 1, memory_order_relaxed)</pre>	
r1 = x; r2 = x;	x = 1;	

	1	2	3	4
r1 = x;	load x			
r2 = x;			load x	

<pre>r1 = atomic_load(&x, memory_order_relaxed); r2 = atomic_load(&x, memory_order_relaxed);</pre>	<pre>atomic_store(&x, 1, memory_order_relaxed);</pre>
r1 = x; r2 = x;	x = 1;

	1	2	3	4
r1 = x;	loa	d x		
r2 = x;			loa	d x

	1
x = 1;	store x

<pre>r1 = atomic_load(&x, memory_order_relaxed); r2 = atomic_load(&x, memory_order_relaxed);</pre>	<pre>atomic_store(&x, 1, memory_order_relaxed);</pre>
r1 = x; r2 = x;	x = 1;
1 2	1

store x

x = 1;

	1	2
r1 = x;	loa	d x
r2 = x;	loa	d x

<pre>r1 = atomic_load(&x, memory_order_relaxed); r2 = atomic_load(&x, memory_order_relaxed);</pre>	<pre>atomic_store(&x, 1, memory_order_relaxed);</pre>
r1 = x; r2 = x;	x = 1;

	1
x = 1;	store x

<pre>r1 = atomic_load(&x, memory_order_relaxed); r2 = atomic_load(&x, memory_order_relaxed);</pre>	<pre>atomic_store(&x, 1, memory_order_relaxed);</pre>
r1 = x; r2 = x/a;	x = 1;

	1
x = 1;	store x

<pre>r1 = atomic_load(&x, memory_order_relaxed); r2 = atomic_load(&x, memory_order_relaxed);</pre>	<pre>atomic_store(&x, 1, memory_order_relaxed);</pre>
r0 = y+y+y+y+y; r1 = x; r2 = x/a;	x = 1;

	1
x = 1;	store x

	<pre>r1 = atomic_load(&x, memory_order_relaxed); r2 = atomic_load(&x, memory_order_relaxed);</pre>									<pre>atomic_store(&x, 1, memory_order_relaxed);</pre>			
	r1	= 7 = 7	۲;	y+y+y+y;			x = 1;						
										_			
		1	2	3	4	5	•••	36					1
		loa	d y							x :	= 1;		store x
		load											
r0 =	└┭┮⊥		loa	d y									
	y+y+y+ y+y+y;			load y									
				loa	d y								
					loa	d y							
r1 = >	ζ;				loa	.d x							
	./	loa	.d x										
r2 = >	:/a;				divide								


• Two atomic accesses to the same location cannot be reordered.

- Two atomic accesses to the same location cannot be reordered.
- An atomic acquire load cannot be reordered with accesses that come later in program order

- Two atomic accesses to the same location cannot be reordered.
- An atomic acquire load cannot be reordered with accesses that come later in program order
- An atomic release store cannot be reordered with accesses that come earlier in program order

- Two atomic accesses to the same location cannot be reordered.
- An atomic acquire load cannot be reordered with accesses that come later in program order
- An atomic release store cannot be reordered with accesses that come earlier in program order
- An atomic SC access cannot be reordered with any other access.


Results



(10) Ramanathan et al., "Hardware Synthesis of Weakly Consistent C Concurrency", FPGA, 2017


• Ask Memalloy⁽¹¹⁾ for an execution that is **forbidden** according to the C++ standard but is **allowed** by our scheduling constraints.

• Ask Memalloy⁽¹¹⁾ for an execution that is **forbidden** according to the C++ standard but is **allowed** by our scheduling constraints.



(11) Wickerson et al., "Automatically Comparing Memory Consistency Models", POPL, 2017


• Ask Memalloy⁽¹¹⁾ for an execution that is **forbidden** according to the C++ standard but is **allowed** by our scheduling constraints.



• Memalloy uses the Alloy model checker, which in turn uses a SAT-solving backend.

(11) Wickerson et al., "Automatically Comparing Memory Consistency Models", POPL, 2017


Can we do better?




atomic_store(&x, 1,
 memory_order_relaxed);


	1	2
r1 = x;	load x	
r2 = x;	loa	d x


	1
x = 1;	store x





	1	2
r1 = x;	load x	
r2 = x;	load x	




















Longer paths too








(12) Ramanathan et al., "Concurrency-Aware Thread Scheduling for High-Level Synthesis", FCCM, 2018





x = 1; atomic_store(&y, 1, memory_order_release); atomic_store(&y, 1, memory_order_release); atomic_store(&y, 1, memory_order_release); } r = atomic_load(&y, memory_order_acquire); if (r==1) { atomic_store(&z, 1, memory_order_release); atomic_store(&z, 1, memory_order_release); } s = atomic_load(&z, memory_order_acquire); if (r==1) { atomic_store(&z, 1, memory_order_release); }













































• Our solution: enumerate only the "primary" paths.



```
x = 1;
atomic store (&y, 1,
  memory order release);
atomic_store(&y, 1,
  memory order release);
```

```
r = atomic_load(&y,
    memory_order_acquire);
r = atomic_load(&y,
    memory_order_acquire);
memory_order_acquire);
s = atomic_load(&z,
    memory_order_acquire);
```

```
if (r==1) {
 atomic store(&z, 1,
  memory_order_release);
 atomic_store(&z, 1,
memory_order_release);
```

```
if (s==1) { print(x); }
```

```
x = 1;
atomic store (&y, 1,
  memory order release);
atomic_store(&y, 1,
  memory order release);
```

```
r = atomic_load(&y,
    memory_order_acquire);
r = atomic_load(&y,
    memory_order_acquire);
memory_order_acquire);
s = atomic_load(&z,
    memory_order_acquire);
```

```
if (r==1) {
 atomic store(&z, 1,
  memory_order_release);
 atomic_store(&z, 1,
    memory_order_release);
```

```
if (s==1) { print(x); }
```

x = 1;

```
atomic_store(&y, 1,
    memory_order_release);
atomic_store(&y, 1,
    memory_order_release);
```

```
r = atomic_load(&y,
    memory_order_acquire);
r = atomic_load(&y,
    memory_order_acquire);
```

```
if (r==1) {
  atomic_store(&z, 1,
    memory_order_release);
  atomic_store(&z, 1,
    memory_order_release);
```

s = atomic_load(&z, memory_order_acquire); s = atomic_load(&z, memory_order_acquire);

```
if (s==1) { print(x); }
```

x = 1;

```
atomic_store(&y, 1,
    memory_order_release);
atomic_store(&y, 1,
    memory_order_release);
```

 $r = atomic_load(&y)$ memory_order_acquire);
r = atomic_load(&y, memory_order_acquire); if (r==1) { atomic_store(&z, / memory_order_release); atomic_store(&z, 1, memory_order_release);

s = atomic_load(&z, memory_order_acquire); s = atomic_load(&z, memory_order_acquire);

```
if (s==1) { print(x); }
```

x = 1;

```
atomic store(&y, 1,
 memory_order_release); if (r==1) {
atomic_store(&y, 1,
 memory order release);
```

r = atomic_load(&y, memory_order_acquire); r = atomic_load(&y, memory_order_acquire); memory_order_acquire); s = atomic_load(&z, memory_order_acquire);

```
atomic store(&z, 1,
memory_order_release);
atomic_store(&z, 1,
   memory_order_release);
```

memory order acquire); memory_order_acquire);

```
if (s==1) { print(x); }
```


x = 1;

```
atomic store(&y, 1,
 memory order release); if (r==1) {
atomic_store(&y, 1,
 memory order release);
```

r = atomic_load(&y, memory_order_acquire); r = atomic_load(&y, memory_order_acquire); memory_order_acquire);s = atomic_load(&z, memory_order_acquire);

```
atomic store(&z, 1,
memory_order_release);
atomic_store(&z, 1,
   memory_order_release);
```


memory order acquire); memory_order_acquire); if (s==1) { print(x); }



Checking correctness


• As before, we use Memalloy to check that our constraints are strong enough to guarantee C++ semantics.












• Heavyweight: a fully verified hardware compiler (e.g. a Verilog backend for CompCert).





- Heavyweight: a fully verified hardware compiler (e.g. a Verilog backend for CompCert).
- Lightweight: automatically generate and verify SystemVerilog assertions, *à la* RTLCheck.⁽¹³⁾

(13) Manerkar et al., "RTLCheck: Verifying the Memory Consistency of RTL Designs", MICRO, 2017.

Towards Verified Hardware Compilation

John Wickerson Imperial College London

FMATS Workshop, Microsoft Research Cambridge, 24 Sep 2018