...

• Pipelining is implemented by adding buffering registers between each pair of pipeline stages
• The New PC multiplexor has been moved to the IF stage so the PC is only updated in IF
• Two reverse flows: PC and register values

  Reverse flows lead to complications.

QUESTION 1 : How much does pipelining cost?

QUESTION 2 : What might go wrong?