In our static DLX pipeline with multicycle operations, we can neglect WAR hazards but WAW hazards need attention.
A simple solution is to stall the WB stage so that register writes occur in issue order.
This need not lead to a performance loss, if enough forwarding is provided - but this can get very complicated indeed.