Advanced Computer Architecture
Chapter 3
Caches and Memory Systems

January 2003
Paul H J Kelly

These lecture notes are partly based on the course text, Hennessy
and Patterson's Computer Architecture, a quantitative approach (3rd
ed), and on the lecture slides of David Patterson and John
Kubiatowicz's Berkeley course (CS252, Jan 2001)

Review: Cache performance

- Miss-oriented Approach to Memory Access:
  \[ \text{CPU time} = IC \times \left( \text{CPI Execution} + \frac{\text{MemAccess}}{\text{Inst}} \times \text{MissRate} \times \text{MissPenalty} \right) \times \text{CycleTime} \]
  \[ \text{CPU time} = IC \times \left( \text{CPI Execution} + \frac{\text{MemMisses}}{\text{Inst}} \times \text{MissPenalty} \right) \times \text{CycleTime} \]
  - \( \text{CPI Execution} \) includes ALU and Memory instructions

- Separating out Memory component entirely
  - \( \text{AMAT} = \text{Average Memory Access Time} \)
  - \( \text{CPI}_{\text{ALUOps}} \) does not include memory instructions
  \[ \text{CPU time} = IC \times \left( \frac{\text{AluOps}}{\text{Inst}} \times \text{CPI}_{\text{ALUOps}} + \frac{\text{MemAccess}}{\text{Inst}} \times \text{AMAT} \right) \times \text{CycleTime} \]
  \[ \text{AMAT} = \text{HitTime} + \text{MissRate} \times \text{MissPenalty} \rightarrow \text{HitTime} + \text{MissRate} \times \text{MissPenalty} \times \text{AMAT} \]

Reducing Misses

- Classifying Misses: 3 Cs
  - Compulsory: The first access to a block is not in the cache, so the block must be brought into the cache. Also called cold start misses or first reference misses. (Misses in even an Infinite Cache)
  - Capacity: If the cache cannot contain all the blocks needed during execution of a program, capacity misses will occur due to blocks being discarded and later retrieved. (Misses in Fully Associative Size X Cache)
  - Conflict: If block-placement strategy is set associative or direct mapped, conflict misses (in addition to compulsory & capacity misses) will occur because a block can be discarded and later retrieved if too many blocks map to its set. Also called collision misses or interference misses. (Misses in N-way Associative, Size X Cache)

- More recent, 4th "C":
  - Coherence - Misses caused by cache coherence.
**3Cs Absolute Miss Rate (SPEC92)**

- **1-way**
- **2-way**
- **4-way**
- **8-way**

**Conflict**

**Capacity**

Compulsory vanishingly small

---

**2:1 Cache Rule (of thumb!)**

miss rate 1-way associative cache size X = miss rate 2-way associative cache size X/2

**Conflict**

**Capacity**

---

**3Cs Relative Miss Rate**

Faints: for fixed block size

Good: insight => invention

---

**How Can Reduce Misses?**

- **3 Cs**: Compulsory, Capacity, Conflict
- In all cases, assume total cache size not changed:
- What happens if:
  1. **Change Block Size**:
     Which of 3Cs is obviously affected?
  2. **Change Associativity**:
     Which of 3Cs is obviously affected?
  3. **Change Compiler**:
     Which of 3Cs is obviously affected?
1. Reduce Misses via Larger Block Size

![Graph showing Miss Rate vs. Block Size](image)

- Miss Rate (%) vs. Block Size (bytes)
- Block Sizes: 1K, 4K, 16K, 64K, 256K

2. Reduce Misses via Higher Associativity

- **2:1 Cache Rule of thumb:**
  - The Miss Rate of a direct-mapped cache of size N is the same as the Miss Rate of a 2-way set-associative cache size of size N/2, on average, over a large suite of benchmarks.
  - **Beware:** Execution time is only final measure!
    - Will Clock Cycle time increase?
    - Hill [1988] suggested hit time for 2-way vs. 1-way external cache +10%, internal + 2%.

3. Reducing Misses via a “Victim Cache”

- **Example:** Assume $CCT = 1.10$ for 2-way, 1.12 for 4-way, 1.14 for 8-way vs. $CCT$ direct mapped.
  - **Table:**
    | Cache Size (KB) | 1-way | 2-way | 4-way | 8-way |
    |-----------------|-------|-------|-------|-------|
    | 1               | 2.33  | .15   | .07   | .01   |
    | 2               | 1.98  | .86   | 1.76  | 1.88  |
    | 4               | 1.72  | .67   | 1.61  | 1.83  |
    | 8               | 1.46  | .48   | 1.47  | 1.83  |
    | 16              | 1.29  | .32   | 1.32  | 1.82  |
    | 32              | 1.20  | .24   | 1.25  | 1.77  |
    | 64              | 1.14  | .20   | 1.21  | 1.73  |
    | 128             | 1.10  | .17   | 1.18  | 1.20  |

- **How to combine fast hit time of direct mapped yet still avoid conflict misses?**
- Add buffer to place data discarded from cache.
- **Jouppi [1990]:** 4-entry victim cache removed 20% to 95% of conflicts for a 4 KB direct mapped data cache.
- **Used in Alpha, HP machines.**

---

**Example: Avg. Memory Access Time vs. Miss Rate**

**Table:**

<table>
<thead>
<tr>
<th>Cache Size (KB)</th>
<th>1-way</th>
<th>2-way</th>
<th>4-way</th>
<th>8-way</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2.33</td>
<td>.15</td>
<td>.07</td>
<td>.01</td>
</tr>
<tr>
<td>2</td>
<td>1.98</td>
<td>.86</td>
<td>1.76</td>
<td>1.88</td>
</tr>
<tr>
<td>4</td>
<td>1.72</td>
<td>.67</td>
<td>1.61</td>
<td>1.83</td>
</tr>
<tr>
<td>8</td>
<td>1.46</td>
<td>.48</td>
<td>1.47</td>
<td>1.83</td>
</tr>
<tr>
<td>16</td>
<td>1.29</td>
<td>.32</td>
<td>1.32</td>
<td>1.82</td>
</tr>
<tr>
<td>32</td>
<td>1.20</td>
<td>.24</td>
<td>1.25</td>
<td>1.77</td>
</tr>
<tr>
<td>64</td>
<td>1.14</td>
<td>.20</td>
<td>1.21</td>
<td>1.73</td>
</tr>
<tr>
<td>128</td>
<td>1.10</td>
<td>.17</td>
<td>1.18</td>
<td>1.20</td>
</tr>
</tbody>
</table>
4. Reducing Misses via “Pseudo-Associativity”

- How to combine fast hit time of Direct Mapped and have the lower conflict misses of 2-way SA cache?
- Divide cache: on a miss, check other half of cache to see if there, if so have a pseudo-hit (slow hit)

Drawback: CPU pipeline is hard if hit takes 1 or 2 cycles
- Better for caches not tied directly to processor (L2)
- Used in MIPS R10000 L2 cache, similar in UltraSPARC

5. Reducing Misses by Hardware Prefetching of Instructions & Data

- E.g., Instruction Prefetching
  - Alpha 21064 fetches 2 blocks on a miss
  - Extra block placed in “stream buffer”
  - On miss check stream buffer

- Works with data blocks too:
  - Jouppi [1990] 1 data stream buffer got 25% misses from 4KB cache; 4 streams got 43%
  - Palacharla & Kessler [1994] for scientific programs for 8 streams got 50% to 70% of misses from 2 64KB, 4-way set associative caches

- Prefetching relies on having extra memory bandwidth that can be used without penalty

6. Reducing Misses by Software Prefetching Data

- Data Prefetch
  - Load data into register (HP PA-RISC loads)
  - Cache Prefetch: load into cache (MIPS IV, PowerPC, SPARC v. 9)
  - Special prefetching instructions cannot cause faults: a form of speculative execution

- Prefetching comes in two flavors:
  - Binding prefetch: Requests load directly into register.
    - Must be correct address and register!
  - Non-Binding prefetch: Load into cache.
    - Can be incorrect. Frees HW/SW to guess!

- Issuing Prefetch Instructions takes time
  - Is cost of prefetch issues + savings in reduced misses?
  - Higher superscalar reduces difficulty of issue bandwidth

7. Reducing Misses by Compiler Optimizations

- McFarling [1989] reduced caches misses by 75% on 8KB direct mapped cache, 4 byte blocks in software

- Instructions
  - Reorder procedures in memory so as to reduce conflict misses
  - Profiling to look at conflicts(using tools they developed)

- Data
  - Merging Arrays: improve spatial locality by single array of compound elements vs. 2 arrays
  - Loop Interchange: change nesting of loops to access data in order stored in memory
  - Loop Fusion: Combine 2 independent loops that have same looping and some variables overlap
  - Blocking: Improve temporal locality by accessing “blocks” of data repeatedly vs. going down whole columns or rows
Merging Arrays Example

/* Before: 2 sequential arrays */
int val[SIZE];
int key[SIZE];

/* After: 1 array of structs */
struct merge {
    int val;
    int key;
};
struct merge merged_array[SIZE];

Reducing conflicts between val & key;
improve spatial locality

Loop Interchange Example

/* Before */
for (k = 0; k < 100; k = k+1)
    for (j = 0; j < 100; j = j+1)
        for (i = 0; i < 5000; i = i+1)
            x[i][j] = 2 * x[i][j];
/* After */
for (k = 0; k < 100; k = k+1)
    for (i = 0; i < 5000; i = i+1)
    for (j = 0; j < 100; j = j+1)
        x[i][j] = 2 * x[i][j];

Sequential accesses instead of striding through
memory every 100 words; improved spatial
locality

Loop Fusion Example

/* Before */
for (i = 0; i < N; i = i+1)
    for (j = 0; j < N; j = j+1)
        a[i][j] = 1/b[i][j] * c[i][j];
for (i = 0; i < N; i = i+1)
    for (j = 0; j < N; j = j+1)
        d[i][j] = a[i][j] + c[i][j];
/* After */
for (i = 0; i < N; i = i+1)
    for (j = 0; j < N; j = j+1)
        { a[i][j] = 1/b[i][j] * c[i][j];
        d[i][j] = a[i][j] + c[i][j];}

2 misses per access to a & c vs. one miss per access;
improve spatial locality

Blocking Example

/* Before */
for (i = 0; i < N; i = i+1)
    for (j = 0; j < N; j = j+1)
    { x = 0;
        for (k = 0; k < N; k = k+1)
        { z = x + y[k][i] * z[i][j];
            x[i][j] = z;}
        }

• Two Inner Loops:
  •Read all N x N elements of z[]
  •Read N elements of 1 row of y[] repeatedly
  •Write N elements of 1 row of x[]

• Capacity Misses a function of N & Cache Size:
  •Θ(N^3 + N^2) -> (assuming no conflict; otherwise ...)
  • Idea: compute on BxB submatrix that fits
Blocking Example

/* After */
for (jj = 0; jj < N; jj = jj+B) 
for (kk = 0; kk < N; kk = kk+B) 
for (i = 0; i < N; i = i+1) 
  for (j = jj; j < min(jj+B-1,N); j = j+1) 
    r = 0;
    for (k = kk; k < min(kk+B-1,N); k = k+1) {
      r = r + y[i][k]*z[k][j];
    }
    x[i][j] = x[i][j] + r; 

B called Blocking Factor
Capacity Misses from 2N^3 + N^2 to N^3/B+2N^2
Conflict Misses Too?

Reducing Conflict Misses by Blocking

Conflict misses in caches not FA vs. Blocking size
Lam et al [1991] a blocking factor of 24 had a fifth the misses vs. 48 despite both fit in cache

Summary: Miss Rate Reduction

CPUtime = IC × CPI + Memory accesses × Miss rate × Miss penalty × Clock cycle time

3 Cs: Compulsory, Capacity, Conflict
1. Reduce Misses via Larger Block Size
2. Reduce Misses via Higher Associativity
3. Reducing Misses via Victim Cache
4. Reducing Misses via Pseudo-Associativity
5. Reducing Misses via HW Prefetching Instr. Data
6. Reducing Misses by SW Prefetching Data
7. Reducing Misses by Compiler Optimizations

Prefetching comes in two flavors:
- Binding prefetch: Requests load directly into register.
  Must be correct address and register!
- Non-Binding prefetch: Load into cache.
  Can be incorrect. Frees HW/SW to guess!

Summary of Compiler Optimizations to Reduce Cache Misses (by hand)
Review: Improving Cache Performance

1. Reduce the miss rate,
2. Reduce the miss penalty, or
3. Reduce the time to hit in the cache.

Write Policy: Write-Through vs Write-Back

- Write-through: all writes update cache and underlying memory/cache
  - Can always discard cached data - most up-to-date data is in memory
  - Cache control bit: only a valid bit
- Write-back: all writes simply update cache
  - Can’t just discard cached data - may have to write it back to memory
  - Cache control bits: both valid and dirty bits

Other Advantages:
- Write-through:
  - Memory (or other processors) always have latest data
  - Simpler management of cache
- Write-back:
  - Much lower bandwidth, since data often overwritten multiple times
  - Better tolerance to long-latency memory?

Write Policy 2: Write Allocate vs Non-Allocate (What happens on write-miss)

- Write allocate: allocate new cache line in cache
  - Usually means that you have to do a “read miss” to fill in rest of the cache-line!
  - Alternative: per/word valid bits
- Write non-allocate (or “write-around”):
  - Simply send write data through to underlying memory/cache - don’t allocate new cache line!

1. Reducing Miss Penalty: Read Priority over Write on Miss

- Consider write-through with write buffers
  - RAW conflicts with main memory reads on cache misses
    - Could simply wait for write buffer to empty, before allowing read
    - Risks serious increase in read miss penalty (old MIPS 1000 by 50%)
  - Solution:
    - Check write buffer contents before read; if no conflicts, let the memory access continue
- Write-back also needs buffer to hold displaced blocks
  - Read miss replacing dirty block
  - Normal: Write dirty block to memory, and then do the read
  - Instead copy the dirty block to a write buffer, then do the read, and then do the write
  - CPU stall less since restarts as soon as do read
2. Reduce Miss Penalty: Early Restart and Critical Word First

- Don’t wait for full block to be loaded before restarting CPU
  - **Early restart**—As soon as the requested word of the block arrives, send it to the CPU and let the CPU continue execution
  - **Critical Word First**—Request the missed word first from memory and send it to the CPU as soon as it arrives; let the CPU continue execution while filling the rest of the words in the block. Also called wrapped fetch and requested word first
- Generally useful only in large blocks,
- (Access to contiguous sequential words is very common - but doesn’t benefit from either scheme - are they worthwhile?)

3. Reduce Miss Penalty: Non-blocking Caches to reduce stalls on misses

- **Non-blocking cache** or **lockup-free cache** allows data cache to continue to supply cache hits during a miss
- Requires full/empty bits on registers or out-of-order execution
- Requires multi-bank memories
- “hit under miss” reduces the effective miss penalty by working during miss instead of ignoring CPU requests
- “hit under multiple miss” or “miss under miss” may further lower the effective miss penalty by overlapping multiple misses
  - Significantly increases the complexity of the cache controller as there can be multiple outstanding memory accesses
  - Requires multiple memory banks (otherwise cannot support)
  - Pentium Pro allows 4 outstanding memory misses

---

Value of Hit Under Miss for SPEC

**Hit Under i Misses**

<table>
<thead>
<tr>
<th>Integer</th>
<th>Floating Point</th>
</tr>
</thead>
</table>

FP programs on average: AMAT = 0.68 -> 0.52 -> 0.34 -> 0.26
Int programs on average: AMAT = 0.24 -> 0.20 -> 0.19 -> 0.19
8 KB Data Cache, Direct Mapped, 32B block, 16 cycle miss

4: Add a second-level cache

- **L2 Equations**
  \[ \text{AMAT} = \text{Hit Time}_{L1} + \text{Miss Rate}_{L1} \times \text{Miss Penalty}_{L1} \]
  \[ \text{Hit Penalty}_{L1} = \text{Hit Time}_{L2} + \text{Miss Rate}_{L2} \times \text{Miss Penalty}_{L2} \]
  \[ \text{AMAT} = \text{Hit Time}_{L1} + \text{Miss Rate}_{L1} \times (\text{Hit Time}_{L2} + \text{Miss Rate}_{L2} + \text{Miss Penalty}_{L2}) \]

- **Definitions**:
  - Local miss rate—misses in this cache divided by the total number of memory accesses to this cache (Miss rate_{L1})
  - Global miss rate—misses in this cache divided by the total number of memory accesses generated by the CPU (Miss rate_{L1} x Miss rate_{L2})
  - Global Miss Rate is what matters
Reducing Misses: Which apply to L2 Cache?

• Reducing Miss Rate
  1. Reduce Misses via Larger Block Size
  2. Reduce Conflict Misses via Higher Associativity
  3. Reducing Conflict Misses via Victim Cache
  4. Reducing Conflict Misses via Pseudo-Associativity
  5. Reducing Misses by HW Prefetching Inst, Data
  6. Reducing Misses by SW Prefetching Data
  7. Reducing Capacity/Conf. Misses by Compiler Optimizations

L2 cache block size & A.M.A.T.

Reducing Miss Penalty Summary

CPU time = IC \times \left( \frac{CPI}{\text{Instruction}} + \frac{\text{Memory accesses}}{\text{Instruction}} \times \text{Miss rate} \times \text{Miss penalty} \right) \times \text{Clock cycle time}

• Four techniques
  1. Read priority over write on miss
  2. Early Restart and Critical Word First on miss
  3. Non-blocking Caches (Hit under Miss, Miss under Miss)
  4. Second Level Cache

• Can be applied recursively to Multilevel Caches
  1. Danger is that time to DRAM will grow with multiple levels in between
  2. First attempts at L2 caches can make things worse, since increased worst case is worse

What happens on a Cache miss?

• For in-order pipeline, 2 options:
  1. Freeze pipeline in Mem stage (popular early on: Sparc, R4000)
  2. Use Full/Empty bits in registers + MSHR queue

  Each entry in this queue keeps track of status of outstanding memory requests to one complete memory line.
  - Per cache-line: keep info about memory address
  - For each word: register (if any) that is waiting for result
  - Used to "merge" multiple requests to one memory line

  New load creates MSHR entry and sets destination register to "Empty". Load is "released" from pipeline.
  - Attempt to use register before result returns causes instruction to block in decode stage.

  Limited "out-of-order" execution with respect to loads. Popular with in-order superscalar architectures.

• Out-of-order pipelines already have this functionality built in... (load queues, etc).
Average memory access time:

\[ AMAT = HitTime + MissRate \times MissPenalty \]

There are three ways to improve cache performance:

1. Reduce the miss rate,
2. Reduce the miss penalty, or
3. Reduce the time to hit in the cache.

**Reducing the time to hit in the cache**

- Why does the Alpha 21164 have 8KB Instruction and 8KB data cache + 96KB second level cache, all on-chip?
  1. Keep the cache small and simple
  2. Keep address translation off the critical path
  3. Pipeline the cache access

**2. Fast hits by Avoiding Address Translation**

- Send virtual address to cache? Called Virtually Addressed Cache or just Virtual Cache vs. Physical Cache
  1. Every time process is switched logically must flush the cache; otherwise get false hits
  2. Cost is time to flush + "compulsory" misses from empty cache
  3. Dealing with aliases (sometimes called synonyms/homonyms):
     - Two different virtual addresses map to same physical address
     - Two different physical addresses mapped to by the same virtual address in different contexts
  4. I/O must interact with cache, so need virtual address

- **Solution to aliases**
  - HW guarantees covers index field & direct mapped, they must be unique; called page coloring

- **Solution to cache flush**
  - Add process identifier tag that identifies process as well as address within process: can't get a hit if wrong process

- Conventional Organization

- Virtually Addressed Cache
  - Translate only on miss
  - Synonym Problem

- Overlap $ access with VA translation: requires $ index to remain invariant across translation
2. Fast Cache Hits by Avoiding Translation: Index with Physical Portion of Address

- If index is physical part of address, can start tag access in parallel with translation so that can compare to physical tag

![Diagram showing index and physical portions of address]

- Limits cache to page size: what if want bigger caches and use same trick?
  - Higher associativity moves barrier to right
  - Page coloring

3: Fast Hits by pipelining Cache
Case Study: MIPS R4000

- 8 Stage Pipeline:
  - IF: first half of fetching of instruction; PC selection happens here as well as initiation of instruction cache access.
  - IS: second half of access to instruction cache.
  - RF: instruction decode and register fetch, hazard checking and also instruction cache hit detection.
  - EX: execution, which includes effective address calculation, ALU operation, and branch target computation and condition evaluation.
  - DF: data fetch, first half of access to data cache.
  - DS: second half of access to data cache.
  - TC: tag check, determine whether the data cache access hit.
  - WB: write back for loads and register-register operations.

- What is impact on Load delay?
  - Need 2 instructions between a load and its use!

Case Study: MIPS R4000

<table>
<thead>
<tr>
<th>Two Cycle</th>
<th>IF</th>
<th>IS</th>
<th>RF</th>
<th>EX</th>
<th>DF</th>
<th>DS</th>
<th>TC</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load Latency</td>
<td>IF</td>
<td>IS</td>
<td>RF</td>
<td>EX</td>
<td>DF</td>
<td>DS</td>
<td>TC</td>
<td>IF</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Three Cycle</th>
<th>IF</th>
<th>IS</th>
<th>RF</th>
<th>EX</th>
<th>DF</th>
<th>DS</th>
<th>TC</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Branch Latency</td>
<td>IF</td>
<td>IS</td>
<td>RF</td>
<td>EX</td>
<td>DF</td>
<td>DS</td>
<td>TC</td>
<td>IF</td>
</tr>
</tbody>
</table>

(Conditions evaluated during EX phase)

Delay slot plus two stalls
Branch likely cancels delay slot if not taken
R4000 Performance

- Not ideal CPI of 1:
  - Load stalls (1 or 2 clock cycles)
  - Branch stalls (2 cycles + unfilled slots)
  - FP result stalls: RAW data hazard (latency)
  - FP structural stalls: Not enough FP hardware (parallelism)

What is the Impact of What You’ve Learned About Caches?

- 1960-1985: Speed = f(no. operations)
- 1990
  - Pipelined Execution & Fast Clock Rate
  - Out-of-Order execution
  - Superscalar Instruction Issue
- 1998: Speed = f(non-cached memory accesses)
  - Superscalar, Out-of-Order machines hide L1 data cache miss (-5 clocks) but not L2 cache miss (-50 clocks)?

Alpha 21064

- Processor issues 48-bit virtual addresses
- Separate Instr & Data TLB & Caches
- TLBs fully associative
- TLB updates in SW (“Priv Arch Libr”)
- Caches 8KB direct mapped, write thru, virtually-indexed, physically tagged
- Critical 8 bytes first
- Prefetch instr. stream buffer
- 4 entry write buffer between D$ & L2$ incorporates victim buffer: to give read priority over write
- 2 MB L2 cache, direct mapped, WB (off-chip)
- 256 bit path to main memory, 4 x 64-bit modules

Alpha Memory Performance: Miss Rates of SPEC92

- 8K
  - I$ miss = 6%
  - D$ miss = 32%
  - L2 miss = 10%
- 2M
  - I$ miss = 2%
  - D$ miss = 13%
  - L2 miss = 0.6%
**Alpha CPI Components**

- Instruction stall: branch mispredict (green)
- Data cache (blue): Instruction cache (yellow): L2$ (pink)
- Other: compute + reg conflicts, structural conflicts

**Cache Optimization Summary**

<table>
<thead>
<tr>
<th>Technique</th>
<th>MR</th>
<th>MP</th>
<th>HT</th>
<th>Complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Larger Block Size</td>
<td>+</td>
<td>0</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Higher Associativity</td>
<td>+</td>
<td>1</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Victim Caches</td>
<td>+</td>
<td>2</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Pseudo-Associative Caches</td>
<td>+</td>
<td>2</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>HW Prefetching of Instr/Data</td>
<td>+</td>
<td>2</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Compiler Controlled Prefetching</td>
<td>+</td>
<td>3</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>Compiler Reduce Misses</td>
<td>+</td>
<td>0</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Priority to Read Misses</td>
<td>+</td>
<td>1</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Early Restart &amp; Critical Word 1st</td>
<td>+</td>
<td>2</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Non-Blocking Caches</td>
<td>+</td>
<td>3</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>Second Level Caches</td>
<td>+</td>
<td>2</td>
<td></td>
<td>2</td>
</tr>
</tbody>
</table>

**Practical exercise: explore memory hierarchy on your favourite computer**

- Download Stefan Manegold's "cache and TLB calibrator":
  - [http://www.cwi.nl/~manegold/Calibrator/calibrator.shtml](http://www.cwi.nl/~manegold/Calibrator/calibrator.shtml)
  (or find installed copy in ~phjk/ToyPrograms/C/ManegoldCalibrator)

- This program consists of a loop which runs over an array repeatedly
  - The size of the array is varied to evaluate cache size
  - The stride is varied to explore block size

**Memory hierarchy of a 2.2GHz Intel Pentium 4 Xeon**

- Memory access latency is close to 1ns when loop reuses array smaller than 8KB level-1 cache
- While array is smaller than 512KB, access time is 2-8ns, depending on stride
- When array exceeds 512KB, accesses miss both level-1 and level-2 caches
- Worst case (large stride) suffers 158ns access latency

**Q:**
- How many instructions could be executed in 158ns?
- What is the level-1 cache block size?
- What is the level-2 cache block size?
Instructions for running the Manegold calibrator

- Get a copy:
  - `cp /homes/phjkg/ToyPrograms/C/ManegoldCalibrator/calibrator.c ./`
- Compile it:
  - `gcc -O3 -o calibrator calibrator.s`
- Find out CPU MHz
  - `cat /proc/cpuinfo`
- Run it: `./calibrator <CPUMHz> <size> <filename>`
- Eg on media03:
  - `./calibrator 3000 64M media03`
- Output is delivered to a set of files "media03.*"

Plot postscript graphs using generated gnuplot scripts:
- `gnuplot media03.cache-miss-latency.gp`
- `gnuplot media03.cache-replace-time.gp`
- `gnuplot media03.TLB-miss-latency.gp`

View the generated postscript files:
- `gv media03.cache-miss-latency.ps`

---

Main Memory Background

- Performance of Main Memory:
  - **Latency**: Cache Miss Penalty
    - Access Time: time between request and word arrives
    - Cycle Time: time between requests
  - **Bandwidth**: I/O & Large Block Miss Penalty (L2)
- Main Memory is **DRAM**: Dynamic Random Access Memory
  - Dynamic since needs to be refreshed periodically (8 ms, 1% time)
  - Addresses divided into 2 halves (Memory as a 2D matrix):
    - RAS or Row Access Strobe
    - CAS or Column Access Strobe
- **Cache uses SRAM**: Static Random Access Memory
  - No refresh (6 transistors/bit vs. 1 transistor)
  - Cost/Cycle time: SRAM/DRAM ~ 8-16

Main Memory Deep Background

- "Out-of-Core", "In-Core," "Core Dump"?
- "Core memory"?
- Non-volatile, magnetic
- Lost to 4 Kbit DRAM (today using 64Kbit DRAM)
- Access time 750 ns, cycle time 1500-3000 ns

---

DRAM logical organization

(4 Mbit)

- Column Decoder
- Sense Amps & I/O
- Memory Array
  - (2,048 x 2,048)
- Storage
- Word Line
- Cell
- Address Buffer
- Row Decoder
- ... (11)
- Data Out/In
- D
- Q

- Square root of bits per RAS/CAS
4 Key DRAM Timing Parameters

- **tRAC**: minimum time from RAS line falling to the valid data output.
  - Quoted as the speed of a DRAM when new.
  - A typical 4Mb DRAM tRAC = 60 ns.
  - Speed of DRAM since on purchase sheet?
- **tRC**: minimum time from the start of one row access to the start of the next.
  - tRC = 110 ns for a 4Mbit DRAM with a tRAC of 60 ns.
- **tCAC**: minimum time from CAS line falling to valid data output.
  - 15 ns for a 4Mbit DRAM with a tRAC of 60 ns.
- **tPC**: minimum time from the start of one column access to the start of the next.
  - 35 ns for a 4Mbit DRAM with a tRAC of 60 ns.

**DRAM Performance**

- A 60 ns (tRAC) DRAM can:
  - Perform a row access only every 110 ns (tRAC).
  - Perform column access (tCAC) in 15 ns, but time between column accesses is at least 35 ns (tPC).
  - In practice, external address delays and turning around buses make it 40 to 50 ns.
  - These times do not include the time to drive the addresses off the microprocessor nor the memory controller overhead.

**DRAM History**

- DRAMs: capacity +60%/yr, cost -30%/yr.
  - 2.5X cells/area, 1.5X die size in ~3 years.
  - ’98 DRAM fab line costs $2B.
- DRAM only: density, leakage v. speed.
- Rely on increasing no. of computers & memory per computer (60% market).
  - SIMM or DIMM is replaceable unit.
  - Computers use any generation DRAM.
- Commodity, second source industry.
  - High volume, low profit, conservative.
  - Little organization innovation in 20 years.
- Order of importance: 1) Cost/bit 2) Capacity.
  - First RAMBUS: 10X BW, +30% cost => little impact.

*Every DRAM access begins at:*

- The assertion of the RAS_L.
- 2 ways to read: early or late v. CAS.

**DRAM Read Timing**

- Early Read Cycle: OE_L asserted before CAS_L.
- Late Read Cycle: OE_L asserted after CAS_L.
DRAM Future: 1 Gbit DRAM (ISSCC '96; production '02?)

- Mitsubishi 512 x 2 Mbit 1024 x 1 Mbit
- Samsung
- Clock 200 MHz 250 MHz
- Data Pins 64 16
- Die Size 24 x 24 mm 31 x 21 mm
- Sizes will be much smaller in production
- Metal Layers 3 4
- Technology 0.15 micron 0.16 micron

Fast Memory Systems: DRAM specific

- Multiple CAS accesses: several names (page mode)
- Extended Data Out (EDO): 30% faster in page mode
- New DRAMs to address gap:
  - what will they cost, will they survive?
    - RAMBUS: startup company; reinvent DRAM interface
    - Each Chip a module vs. slice of memory
    - Short bus between CPU and chips
    - Does own refresh
    - Variable amount of data returned
    - 1 byte / 2 ns (900 MB/s per chip)
    - 20% increase in DRAM area
    - Synchronous DRAM: 2 banks on chip, a clock signal to DRAM, transfer synchronous to system clock (66 - 150 MHz)
    - Intel claims RAMBUS Direct (16 b wide) is future PC memory?
- Niche memory or main memory?
  - e.g., Video RAM for frame buffers, DRAM + fast serial output

Main Memory Organizations

- Simple:
  - CPU, Cache, Bus, Memory same width (32 or 64 bits)
- Wide:
  - CPU/Mux 1 word; Mux/Cache, Bus, Memory N words (Alpha: 64 bits & 256 bits; UltraSPARC 512)
- Interleaved:
  - CPU, Cache, Bus 1 word; Memory N Modules (4 Modules); example is word interleaved

Main Memory Performance

- Timing model (word size is 32 bits)
  - 1 to send address
  - 6 access time, 1 to send data
  - Cache Block is 4 words
  - Simple M.P. = 4 x (1+6+1) = 32
  - Wide M.P. = 1 + 6 + 1 = 8
  - Interleaved M.P. = 1 + 6 + 4x1 = 11
Independent Memory Banks

- Memory banks for independent accesses vs. faster sequential accesses
  - Multiprocessor
  - I/O
  - CPU with Hit under n Misses, Non-blocking Cache
- Superbank: all memory active on one block transfer (or Bank)
- Bank: portion within a superbank that is word interleaved (or Subbank)

Avoiding Bank Conflicts

- Lots of banks
  ```c
  int x[256][512];
  for (j = 0; j < 512; j++)
    for (i = 0; i < 256; i++)
      x[i][j] = 2 * x[i][j];
  ```
  Conflicts occur even with 128 banks, since 512 is multiple of 128, conflict on word accesses
  - SW: loop interchange or declaring array not power of 2 (“array padding”)
  - HW: Prime number of banks
    - bank number = address mod number of banks
    - address within bank = address / number of words in bank
    - modulo & divide per memory access with prime no. banks?
    - address within bank = address mod number words in bank
    - bank number? easy if 2^n words per bank

Fast Bank Number

- Chinese Remainder Theorem
  As long as two sets of integers ai and bi follow these rules
  \[ b_i = x \mod a_i, 0 \leq b_i < a_i, 0 \leq x < a_0 \times a_1 \times a_2 \times \ldots \]
  and that ai and aj are co-prime if i ≠ j, then the integer x has only one solution (unambiguous mapping):
  - bank number = b0, number of banks = a0 (= 3 in example)
  - address within bank = b1, number of words in bank = a1
    (= 8 in example)
  - N word address 0 to N-1, prime no. banks, words power of 2

- Seq. Interleaved vs. Modulo Interleaved
<table>
<thead>
<tr>
<th>Bank Number</th>
<th>Seq. Interleaved</th>
<th>Modulo Interleaved</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address</td>
<td>0 1 2 0 1 2</td>
<td>Bank:</td>
</tr>
<tr>
<td>0</td>
<td>0 1 2 0 1 2</td>
<td>0 1 2 0 1 2</td>
</tr>
<tr>
<td>1</td>
<td>3 4 5 9 1 17</td>
<td>3 4 5 9 1 17</td>
</tr>
<tr>
<td>2</td>
<td>6 7 8 18 10 2</td>
<td>6 7 8 18 10 2</td>
</tr>
<tr>
<td>3</td>
<td>9 10 11 3 19 11</td>
<td>9 10 11 3 19 11</td>
</tr>
<tr>
<td>4</td>
<td>12 13 14 12 4 20</td>
<td>12 13 14 12 4 20</td>
</tr>
<tr>
<td>5</td>
<td>15 16 17 21 13 5</td>
<td>15 16 17 21 13 5</td>
</tr>
<tr>
<td>6</td>
<td>18 19 20 6 22 14</td>
<td>18 19 20 6 22 14</td>
</tr>
<tr>
<td>7</td>
<td>21 22 23 15 7 23</td>
<td>21 22 23 15 7 23</td>
</tr>
</tbody>
</table>
Need for Error Correction!

- **Motivation:**
  - Failures' time proportional to number of bits!
  - As DRAM cells shrink, more vulnerable
  - Went through period in which failure rate was low enough without error correction that people didn't do correction
  - DRAM banks too large now
  - Servers always corrected memory systems
- **Basic idea:** add redundancy through parity bits
  - Simple but wasteful version:
    - Keep three copies of everything, vote to find right value
    - 200% overhead, so not good!
  - Common configuration: Random error correction
    - SEC-DED (single error correct, double error detect)
    - One example: 64 data bits + 8 parity bits (11% overhead)
    - Papers up on reading list from last term tell you how to do these types of codes
  - Really want to handle failures of physical components as well
    - Organization is multiple DRAMs/SIMM, multiple SIMMs
    - Want to recover from failed DRAM and failed SIMM!
    - Requires more redundancy to do this
  - All major vendors thinking about this in high-end machines

Architecture in practice

- Emotion Engine: 6.2 GFLOPS, 75 million polygons per second
- Graphics Synthesizer: 2.4 Billion pixels per second
- Claim: Toy Story realism brought to games!

FLASH

- MoSfet cell with two gates
- One “floating”
- To program, charge tunnels via <7nm dielectric
- Cells can only be erased (reset to 0) in blocks

More esoteric Storage Technologies?

- 1 Gbit NAND Flash memory
More esoteric Storage Technologies?

- FRAM
  - Perovskite ferroelectric crystal forms dielectric in capacitor, stores bit via phase change
  - 100ns read, 100ns write
  - Very low write energy (ca. 1nJ)

Main Memory Summary

- Wider Memory
- Interleaved Memory: for sequential or independent accesses
- Avoiding bank conflicts: SW & HW
- DRAM specific optimizations: page mode & Specialty DRAM
- Need Error correction

FRAM Process

Conventional CMOS Bulk

Conventional Metalization

Additional FRAM process between conventional CMOS bulk and metalization

Compatible with conventional CMOS technology and existing CMOS cell libraries