Bus serializes writes,
getting bus ensures no one else can perform memory
operation
On a miss in a write
back cache, may have the desired copy and it’s dirty, so
must reply
Add extra state bit to cache to determine shared or not
Add 4th state (MESI)