332

Advanced Computer Architecture Chapter 4

Compiler issues: dependence analysis, vectorisation, automatic parallelisation

February 2009 Paul H J Kelly

These lecture notes are partly based on the course text, Hennessy and Patterson's *Computer Architecture, a quantitative approach (3rd and 4th eds),* and on the lecture slides of David Patterson and John Kubiatowicz's Berkeley course

Background reading

The material for this part of the course is introduced only very briefly in Hennessy and Patterson (section 4.4 pp319). A good textbook which covers it properly is

• Michael Wolfe. High Performance Compilers for Parallel Computing. Addison Wesley, 1996.

Much of the presentation is taken from the following research paper:

• U. Banerjee. Unimodular transformations of double loops. In Proceedings of the Third Workshop on Programming Languages and Compilers for Parallel Computing, Irvine, CA. Pitman/MIT Press, 1990.

Banerjee's paper gives a simplified account of the theory in the context only of perfect doubly-nested loops with well-known dependences.

Introduction

- In this segment of the course we consider compilation issues for loops involving arrays:
- How execution order of a loop is constrained,
- \cdot How a compiler can extract dependence information, and
- How this can be used to optimise a program.

Understanding and transforming execution order can help exploit architectural features:

- Pipelined, superscalar and VLIW processors
- Systems which rely heavily on caches
- Processors with special instructions for vectors (SSE, AltiVec)
- Multiprocessors, multicore, and co-processors/accelerators

Restructuring

- Here we consider a special kind of optimisation, which is currently performed only by specialist compilers -"restructuring compilers".
- Conventional optimisations must also be performed
 The difference is this:
 - Conventional optimisations reduce the amount of work the computer has to do at run-time
 - Restructuring aims to do the work in an order which suits the target architecture better

Motivation: an example

- * mm: Multiply A by B leaving the* result in C.
- * The result matrix is assumed
- * to be initialised to zero.

*/

/*

void mm1(double A[N][N], double B[N][N], double C[N][N])

```
int i, j, k;
for (i = 0; i < N; i++)
for (j = 0; j < N; j++)
for (k = 0; k < N; k++)
C[i][j] += A[i][k] * B[k][j];
```

- We will begin by looking at double-precision floating point matrix multiply
- We will investigate the performance of various versions in order to determine what transformations a compiler should apply







Inside: Pentium 4 processor

Let's experiment with a perfectly ordinary laptop:

- The experiments were performed on a Toshiba Satellite Pro 6100 laptop
- This machine has a 1.6GHz Intel Pentium 4 Mobile processor (we'll look at some other processors shortly)



- L1 Instruction ("trace") cache: 12K microinstructions
- L1 Data cache: 8 KB, 4-way, 64 bytes/line, non-blocking, dualported, write-through, pseudo-LRU
- L2 unified cache: 512 KB, 2-Way, 64 Byte/Line, non-blocking

Suppose we're interested in quite big matrices, N=1088

- The matrix occupies 1088²x8 = 9.5MBytes
- Each row of the matrix occupies 1088x8 = 8.5KBytes.

Performance

For N=1088, the initial version runs in 130 seconds.

- The matrix multiplication takes 1088³ steps, each involving two floating-point operations, an add and a multiply, i.e. 2.6x10⁹ "FLOPs"
- This loop achieves a computation rate of 2600/130=19.8 MFLOPs.
- That is, one floating-point operation completed every 80 clock cycles (the chip runs at 1.6GHz)
- How are we going to get value for money?

Interchange loops

```
for (i = 0; i < N; i++)
for (k = 0; k < N; k++)
for (j = 0; j < N; j++)
C[i][j] += A[i][k] * B[k][j];
}</pre>
```

- 9.6 seconds (267 MFLOPS).
- Why is this such a good idea?
- How might a compiler perform this transformation?
- Does it still give the right output?
- Can we do better still?

What was going on?



IJK variant computes each element of result matrix C one at a time, as inner product of row of A and column of B



IKJ variant accumulates partial inner product into a row of result matrix C, using element of A and row of B

Traverses C and B in row-major order

The price of naivety



- Relative speedup of IKJ version over IJK version (per machine, per problem size)
- On large problems, the IKJ variant is 2-10 times faster

Blocking (a.k.a. "tiling")

- Idea: reorder execution of loop nest so data isn't evicted from cache before it's needed again.
- Blocking is a combination of two transformations: "strip mining", followed by interchange; we start with

```
for (i = 0; i < N; i++)
for (k = 0; k < N; k++){
    r = A[i][k];
    for (j = 0; j < N; j++)
        C[i][j] += r * B[k][j]; }</pre>
```

```
Strip mine the k and j loops:
for (i = 0; i < N; i++)
for (kk = 0; kk < N; kk += 5)
for (k = kk; k < min(kk+5,N); k++){
    r = A[i][k];
    for (jj = 0; jj < N; jj += 5)
      for (j = jj; j < min(jj+5, N); j++)
        C[i][j] += r * B[k][j];
```

```
for (kk = 0; kk < N; kk += S)
for (jj = 0; jj < N; jj += S)
for (i = 0; i < N; i++)
for (k = kk; k < min(kk+S,N); k++){
    r = A[i][k];
    for (j = jj; j < min(jj+S, N); j++)
        C[i][j] += r * B[k][j];
}</pre>
```

- The inner i,k,j loops perform a multiplication of a pair of partial matrices.
- S is chosen so that a S x S submatrix of B and a row of length S of C can fit in the cache.
- What is the right value for S?













Now interchange so blocked loops are outermost:





hitecture Chapter 4.17

Now interchange so blocked loops are outermost:





vanced Computer Architecture Chapter 4.18

Now interchange so blocked loops are outermost:





inced Computer Architecture Chapter 4.19

Performance of blocked version: 1.6GHz Pentium 4M (N=1088)



Optimum blocking factor is 144, where we reach 341 MFLOPs

Performance of blocked version: Thinkpad T60 (N=1003)



1.8 GHz Intel Core Duo (Lenovo Thinkpad T60) (gcc3.4.4)

Optimum blocking factor is 48, where we reach 866 MFLOPs Avoiding "min" operator doesn't help. On battery power, clock rate drops to 987MHz, so only 469 MFLOPS (48 still best). In direct proportion to clock rate reduction.

Performance of blocked version: Pentium 3 (N=512)

Blocking	Execution	MFLOPS
factor	time	
8	3.815	70.4
16	2.784	96.4
32	2.283	117.6
40	2.193	122.4
48	2.253	119.1
56	2.473	108.5
64	3.404	78.9
72	5.608	47.9
80	5.578	48.1
88	5.808	46.2
96	5.928	45.3
104	6.309	42.5
112	5.778	46.5

The min operators are a performance hit; if we choose a good blocking factor which divides the problem size exactly...

Thinkpad T21 800MHz Pentium III (VS6.0)

Blocksize 32: 2 013 seconds com133 4teMFLOP/s2

Performance of blocked version: Opteron (N=1088)

Problem size 1088 2.4 GHz AMD Opteron (gcc3.4.3) Optimum blocking factor is 64, where we reach 692.4 MFLOPs Since 64 divides 1088 exactly, we can avoid "min" operator, giving 833.6 MFLOPs Using Intel compiler (-WI,-melf_i386) this reaches 998 MFLOPs Using AMD's AMCL library this machine can reach ~4GFLOPS... there is a lot

Impact....

On Toshiba Satellite Pro 6100 laptop (1.6GHz Pentium 4M):

- Priginal version: 130 seconds (19.8 MFLOP/s)
- Blocked version: 7.55 seconds (341 MFLOP/s)
 - We started with a "good" optimising compiler!
 - Factor of 17 performance improvement.
 - No reduction in amount of arithmetic performed.
- (Using the Intel library or the ATLAS library does even better)

Dependence

🕨 Define:

- IN(S): set of memory locns which might be read by some execn of statement S
- OUT(S): set of memory locns which might be written by some execn of statement S
- Reordering is constrained by dependences;
- ሾ There are four types:
 - Data ("true") dependezce: S1 δ S2
 - OUT(S1) ∩ IN(S2)
 - Anti dependence: S1 S2
 - IN(S1) ∩ OUT(S2)
 - Output dependence: S1 δ^{o} S2
 - OUT(S1) \cap OUT(S2)
 - Control dependence: S1 δ^c S2

("S1 must write something before S2 can read it") ("S1 must read something before S2 overwrites it") ("If S1 and S2 might both write to a location, S2 must write after S1")



Dependence

🕨 Define:

- IN(S): set of memory locns which might be read by some execn of statement S
- OUT(S): set of memory locns which might be written by some execn of statement S
- Reordering is constrained by dependences;
- 🏲 There are four types:
 - Data ("true") dependence: S1 δ S2
 - OUT(S1) ∩ IN(S2)
 - ➡Anti dependence: S1 52
 - IN(S1) ∩ OUT(S2)
 - Output dependence: S1 δ^o S2
 - $OUT(S1) \cap OUT(S2)$
 - Control dependence: S1 δ^c S2
- These are static analogues of the dynamic RAW, WAR, WAW and control hazards which have to be considered in processor architecture
 Advanced Computer Architecture Chapter 4.26

("S1 must write something before S2 can read it") ("S1 must read something before S2 overwrites it") ("If S1 and S2 might both write to a location, S2 must write after S1")



Mr Consider:

Loop-carried dependences

What does this loop do?



Loop-carried dependences

🕨 Consider:

S1: A[0] := 0
for I = 1 to 8
S2: A[I] := A[I-1] + B[I]

What does this loop do?





In this case, there is a data dependence

- This is a loop-carried dependence the dependence spans a loop iteration
- This loop is inherently sequential

📂 Consider:

Loop-carried dependences

S1: A[0]:= 0

for I = 1 to 8

S2: A[I] := A[I-1] + B[I]

▶ Loop carried:

S2 ¹ :	A[1] := A[0] + B[1]
S2 ² :	A[2] := A[1] + B[2]
S2 ³ :	A[3] := A[2] + B[3]
S2 ⁴ :	A[4] := A[3] + B[4]
S2 ⁵ :	A[5] := A[4] + B[5]
S2 ⁶ :	A[6] := A[5] + B[6]
S2 ⁷ :	A[7] := A[6] + B[7]
S2 ⁸ :	A[8] := A[7] + B[8]

 Dependences cross, from one iteration to next



dependence?

- Consider two iterations \mathbf{I}^1 and \mathbf{I}^2
- A dependence occurs between two statements S_p and S_q (not necessarily distinct), when an assignment in S_p^{II} refers to the same location as a use in S_q^{I2}

In the example,

 S_1 : A[0] := 0 for I = 1 to 5 S_2 : A[I] := A[I-1] + B[I]

- The assignment is " $A[I_1] := \dots$ "
- The use is "... := $A[I_2-1]$..."
- These refer to the same location when $I^1 = I^2 I$
- Thus $I^1 < I^2$, ie the assignment is in an earlier iteration

Notation: $S_2 \delta_{c} S_2$

Definition: The dependence equation

Market A dependence occurs

- between two statements S_p and S_q (not necessarily distinct),
- when there exists a pair of loop iterations I^1 and I^2 ,
- such that a memory reference in S_p in I^1 may refer to the same location as a memory reference in S_q in I^2 .
- \cdot This might occur if S_p and S_q refer to some common array A
- · Suppose S_p refers to $A[\phi_p(I)]$
- · Suppose S_q refers to $A[\phi_q(I)]$
- A dependence of some kind occurs between S_p and S_q if there exists a solution to the equation

$$\phi_{p}(\mathbf{I}^{1}) = \phi_{q}(\mathbf{I}^{2})$$

• for integer values of I¹ and I² lying within the loop bounds Advanced Computer Architecture Chapter 4.31

 $(\phi_{p}(I) \text{ is some subscript})$

expression involving I)

Types of dependence

Computer Architecture Chapter 4,32

- If a solution to the dependence equation exists, a dependence of some kind occurs
- The dependence type depends on what solutions exist
- The solutions consist of a set of pairs (I¹, I²)
- We would appear to have a *data* dependence if

```
A[\phi_p(I)] \in OUT(S_p)
```

and

 $A[\phi_q(\mathbf{I})] \in IN(S_q)$

- But we only really have a data dependence if the assignments *precede* the uses, ie
 - $S_p \delta_c S_q$
 - if, for each solution pair (I^1 , I^2), $I^1 < I^2$

Dependence versus anti-dependence

• If the *uses* precede the *assignments*, we actually have an *anti-*dependence, ie

$$S_p \ \overline{\delta}_{\leq} \ S_q$$

if, for each solution pair (I^1 , I^2), $I^1 > I^2$

• If there are some solution pairs (I¹,I²) with I¹ < I² and some with I¹ > I², we write

$$S_p \ \delta_* \ S_q$$

• If, for all solution pairs (I^1, I^2) , $I^1 = I^2$, there are dependences within an iteration of the loop, but there are no loop-carried dependences:

$$S_p \delta_{\underline{-}} S_q$$

Dependence distance

In many common examples, the set of solution pairs is characterised easily:

- **Definition**: dependence distance
 - If, for all solution pairs (I¹, I²),

```
I^1 = I^2 - k
```

then the dependence distance is k

• For example in the loop we considered earlier,

$$S_1$$
: A[0] := 0
for I = 1 to 5
 S_2 : A[I] := A[I-1] + B[I]

We find that $S_2 \delta_1 S_2$ with dependence distance 1.

• ((of course there are many cases where the difference is not constant and so the dependence cannot be summarised this way)).

Reuse distance

When optimising for cache performance, it is sometimes useful to consider the re-use relationship,

• IN(S₁) \cap IN(S₂)

- Here there is no dependence it doesn't matter which read occurs first
- Nonetheless, cache performance can be improved by minimising the reuse distance
- > The reuse distance is calculated essentially the same way
- 🕨 Eg

for I = 5 to 100

```
S1: B[I] := A[I] * 2
```

```
S2: C[I] := A[I-5] * 10
```

Mere we have a loop-carried reuse with distance 5

Nested loops

- Up to now we have looked at single loops
- Now let's generalise to loop "nests"
- We begin by considering a very common dependence pattern, called the "wavefront":

Dependence structure?
System of dependence equations

Consider the dependence equations for this loop nest: for I₁ = 0 to 3 do for I₂ = 0 to 3 do S: A[I₁, I₂] := A[I₁ - 1, I₂] + A[I₁, I₂ - 1]

There are two potential dependences arising from the three references to A, so two systems of dependence equations to solve:

1. Between $A[I_1^1, I_2^1]$ and $A[I_1^2 - 1, I_2^2]$:

$$\begin{cases} I_1^1 = I_1^2 - 1 \\ I_2^1 = I_2^2 \end{cases}$$

2. Between $A[I_1^1, I_2^1]$ and $A[I_1^2, I_2^2 - 1]$:

$$\begin{cases} I_1^1 = I_1^2 \\ I_2^1 = I_2^2 - 1 \end{cases}$$

• The same loop: for $I_1 = 0$ to 3 do for $I_2 = 0$ to 3 do $S: A[I_1, I_2] := A[I_1 - 1, I_2] + A[I_1, I_2 - 1]$

 For humans the easy way to understand this loop nest is to draw the *iteration space graph* showing the iterationto-iteration dependences:



Advanced Computer Architecture Chapter 4.38



for $I_1 = 0$ to 3 do for $I_2 = 0$ to 3 do $S: A[I_1, I_2] := A[I_1 - 1, I_2] + A[I_1, I_2 - 1]$

- The inner loop is not vectorisable since there is a dependence chain linking successive iterations.
 - (to use a vector instruction, need to be able to operate on each element of the vector in parallel)
- Similarly, the outer loop is not parallel
- This loop is *interchangeable*: the top-to-bottom, left-to-right execution order is also valid since all dependence constraints (as shown by the arrows) are still satisfied.
- Interchanging the loop does not improve vectorisability or parallelisability



for $I_1 = 0$ to 3 do for $I_2 = 0$ to 3 do $S: A[I_1, I_2] := A[I_1 - 1, I_2] + A[I_1, I_2 - 1]$

- The inner loop is not vectorisable since there is a dependence chain linking successive iterations.
 - (to use a vector instruction, need to be able to operate on each element of the vector in parallel)
- Similarly, the outer loop is not parallel
- This loop is *interchangeable*: the top-to-bottom, left-to-right execution order is also valid since all dependence constraints (as shown by the arrows) are still satisfied.
- Interchanging the loop does not improve vectorisability or parallelisability



for $I_1 = 0$ to 3 do for $I_2 = 0$ to 3 do $S: A[I_1, I_2] := A[I_1 - 1, I_2] + A[I_1, I_2 - 1]$

- The inner loop is not vectorisable since there is a dependence chain linking successive iterations.
 - (to use a vector instruction, need to be able to operate on each element of the vector in parallel)
- Similarly, the outer loop is not parallel
- This loop is *interchangeable*: the top-to-bottom, left-to-right execution order is also valid since all dependence constraints (as shown by the arrows) are still satisfied.
- Interchanging the loop does not improve vectorisability or parallelisability

for
$$I_1 = 0$$
 to 3 do
for $I_2 = 0$ to 3 do
 $S: A[I_1, I_2] := A[I_1 + 1, I_2 - 1] + B[I_1, I_2]$







hackwanda

Interchange: condition

- A loop is *interchangeable* if all dependence constraints (as shown by the arrows) are still satisfied by the top-to-bottom, left-to-right execution order
- How can you tell whether a loop can be interchanged?
- Look at it's dependence direction vectors:
 - Is there a dependence direction vector with the form (<,>)?
 - ie there is a dependence distance vector (k₁,k₂) with k₁>0 and k₂<0 ?
 - If so, interchange would be invalid

Because the arrows would be traversed backwards
 All other dependence directions are OK.

Advanced Computer Architecture Chapter 4.46

Consider this variation on the wavefront loop:

for k₁ := 0 to 3 do
 for k₂ := k₁ to k₁+3 do
 S : A[k₁,k₂-k₁] := A[k₁-1,k₂-k₁]+A[k₁,k₂-k₁-1]

- The inner loop's control variable runs from k_1 to k_1 +3.
- The iteration space of this loop has 4² iterations just like the original loop.

• If we draw the iteration space with each iteration S^{K_1,K_2} at coordinate position (K_1, K_2) , it is skewed to form a S^{02} S^{03} $l_{0}S^{00}$ \mathbf{C}^{01} S^{11} S^{12} S^{13} S^{14} This loop S^{22} S^{23} S^{24} S^{25} performs the S^{34} $\mathbf{S}35$ \mathbf{S}^{33} same computation C36as the original.

Skewing

Skewing preserves semantics

- To see that this loop performs the same computation, lets work out its dependence structure.
- First label each iteration with the element of A to which it assigns:

S^{00}	S^{01}	S ⁰²	S ⁰³			
A _{OO}	A_{01}	A_{02}	A ₀₃		-	
	S^{11}	S^{12}	S^{13}	S^{14}		
	A_{10}	A_{11}	A_{12}	A_{13}		
		S ²²	S ²³	S ²⁴	S^{25}	
		A_{20}	A_{21}	A ₂₂	A_{23}	
			S^{33}	S ³⁴	S^{35}	S ³⁶
			A ₃₀	A ₃₁	A_{32}	A33

Mail The loop body is

 $A[k_1,k_2-k_1] := A[k_1-1,k_2-k_1] + A[k_1,k_2-k_1-1]$

• E.g. iteration S₂₃ does:

Thus the dependence structure of the skewed loop is



Can this loop nest be vectorised?

Skewing changes effect of interchange Thus the dependence structure of the skewed loop is shown by marking the iteration space with all the dependences: $S^{00} \xrightarrow{\gamma} S^{01} \xrightarrow{\gamma} S^{02} \xrightarrow{\gamma} S^{02}$ $\overline{\langle}\delta$ $\setminus \delta$ $S^{11} \xrightarrow{\rightarrow} S^{12} \xrightarrow{\rightarrow} S^{13}$ $\smallsetminus \delta$ $S^{22} \xrightarrow{\sim} S^{23} \xrightarrow{\sim} S^{2$ $S^{33} \xrightarrow{\delta}{\delta} S^{34} \xrightarrow{\delta}{\delta} S^{35}$ $\setminus \delta$ $\xrightarrow{}$

Original execution order

Interchange after skewing

Thus the dependence structure of the skewed loop is shown by marking the iteration space with all the dependences:



Transposed execution order

- You can think of loop interchange as changing the way the iteration space is traversed
- Alternatively, you can think of it as a change to the way the runtime code instances are mapped onto the iteration space
- Traversal is always lexicographic – ie left-toright, top-down



Advanced Computer Architecture Chapter 4.52

- The inner loop is now vectorisable, since it has no loop-carried dependence
- The skewed iteration space has N rows and 2N-1 columns, but still only N² actual statement instances.





Advanced Computer Architecture Chapter 4.54

Skewing and interchange: summary

S^{00}	$\overrightarrow{\delta}$	S^{01}	$\overrightarrow{\delta}$	S^{02}	$\overrightarrow{\delta}$	S^{03}
$\delta \downarrow$		$\delta \downarrow$		$\delta \downarrow$		$\delta \downarrow$
S^{10}	$\xrightarrow{\delta}$	S^{11}	$\xrightarrow{\delta}$	S^{12}	$\xrightarrow{\delta}$	S^{13}
$\delta \downarrow$		$\delta \downarrow$		$\delta \downarrow$		$\delta \downarrow$
S^{20}	$\xrightarrow{\delta}$	S^{21}	$\xrightarrow{\delta}$	S^{22}	$\xrightarrow{\delta}$	S^{23}
$\delta \downarrow$		$\delta \downarrow$		$\delta \downarrow$		$\delta \downarrow$
S^{30}	$\xrightarrow{\delta}$	S^{31}	$\xrightarrow{\delta}$	S^{32}	$\xrightarrow{\delta}$	S^{33}

for $I_1 = 0$ to 3 do for $I_2 = 0$ to 3 do $S: A[I_1, I_2] := A[I_1 - 1, I_2] + A[I_1, I_2 - 1]$

- Original loop interchangeable but not vectorisable.
- We skewed inner loop by outer loop by factor 1.
- Still not vectorisable, but interchangeable.
- Interchanged, skewed loop *is* vectorisable.
- Bounds of new loop not simple!

 $\overset{\delta}{\underset{S^{02}}{\overset{}}}\overset{\delta}{\underset{S^{12}}{\overset{}}}\overset{\delta}{\underset{S^{12}}{\overset{}}}\overset{\delta}{\underset{S^{22}}{\overset{}}}$ $\begin{array}{c}
\delta \\
S^{03} \\
S^{03} \\
S^{13} \\
S^{23} \\
S^{33} \\
S^{33} \\
S^{33} \\
S^{33} \\
S^{34} \\$ $\begin{array}{c} S^{-} \\ \searrow^{\delta} \delta \\ \gamma 25 \\ S^{3} \end{array}$ $\searrow^{\delta}\delta$

for $k_2 := 0$ to $2N_2 - 2$ do for $k_1 := \max(0, K_2 - N_2 + 2)$ to $\min(K_2, N_1)$ do $S : A[k_1, k_2 - k_1] := A[k_1 - 1, k_2 - k_1] + A[k_1, k_2 - k_1 - 1]$

- Is skewing ever invalid?
- Does skewing affect interchangeability?
- Does skewing affect dependence distances?
- 📥 Can van nredict value af ckewina? 55

Summary: dependence

Dependence equation for single loop:

- Suppose S_p refers to $A[\phi_p(\mathbf{I})]$
- Suppose S_q refers to $A[\phi_q(I)]$
- $^{\bullet}$ A dependence of some kind occurs between $S_{\rm p}$ and $S_{\rm q}$ if there exists a solution to the equation

 $\phi_{p}(\mathbf{I}^{1}) = \phi_{q}(\mathbf{I}^{2})$

- ${}^{\bullet}$ for integer values of I^1 and I^2 lying within the loop bounds
- For doubly-nested loops over multidimensional arrays, generalise to system of simultaneous dependence equations for two iterations, (I_1^1, I_2^1) and (I_1^2, I_2^2)
- Iteration space graph, lexicographic schedule of execution

Arrows in graph show solutions to dependence equation

• Dependence distance vectors characterise families of

Summary: transformations

- A loop can be executed in parallel if it has no loopcarried dependence
- A loop nest can be interchanged if the transposed dependence distance vectors are lexicographically forward
- Strip-mining is always valid
- Tiling = strip-mining + interchange
- Makewing is always valid
- Skewing can expose parallelism by aligning parallel iterations with one of the loops
- Skewing can make interchange (and therefore tiling) valid

Matrix representation of loop transformations

• To skew the inner loop by the outer loop by factor 1 we adjust the loop bounds, and replace I_1 by K_1 , and I_2 by K_2 - K_1 . That is,

 $(K_1, K_2) = (I_1, I_2) \cdot U$

 \cdot where U is a 2 x 2 matrix

$$\left[\begin{array}{rrr}1&1\\0&1\end{array}\right]$$

• That is,

 $(K_1, K_2) = (I_1, I_2) \cdot U = (I_1, I_2 + I_1)$

The inverse gets us back again:

 $(I_1, I_2) = (K_1, K_2) \cdot U^{-1} = (K_1, K_2 - K_1)$

- Matrix U maps each statement instance $S^{I_1I_2}$ to its position in the new iteration space, $S^{K_1K_2}$:
- Original iteration space:

Advanced Computer Architecture Chapter 4.59

Using matrices to reason about dependence

Recall that:

• There is a dependence between two iterations (I_1^1, I_2^1) and (I_1^2, I_2^2) if there is a memory location which is assigned to in iteration (I_1^1, I_2^1) , and read in iteration (I_1^2, I_2^2) .

((unless there is an intervening assignment))

- If (I_1^1, I_2^1) precedes (I_1^2, I_2^2) it is a *data*-dependence.
- If (I_1^2, I_2^2) precedes (I_1^1, I_2^1) it is a *anti*-dependence.
- If the location is assigned to in both iterations, it is an *output*-dependence.
- The denendence distance vector (D. D.) is and Tom 21ter Architecture Chapter 4.60

Transforming dependence vectors

- Iterations (I_1^1, I_2^1) . U and (I_1^2, I_2^2) . U will also read and write the same location.
- The transformation U is valid iff

 (I₁¹, I₂¹). U precedes (I₁², I₂²). U
 whenever there is a dependence between
 (I₁¹, I₂¹) and (I₁², I₂²).
- In the transformed loop vector is also transform (I₁¹, I₂¹) precedes (I₁², I₂²)
 (D₁, D₂). U
 If I₁¹ < I₁², or I₁¹ = I₁² and I₂¹ < I₂²

Example: loop given earlier

Before transformation we had two dependences:

- 1. Distance: (1,0), direction: (<,.)
- 2. Distance: (0,1), direction: (.,<)

• After transformation by matrix
$$\mathbf{U} = \begin{bmatrix} 1 & 1 \\ 0 & 1 \end{bmatrix}$$

- (i.e. skewing of inner loop by outer) we get:
- 1. Distance: (1,1), direction: (<,<)
- 2. Distance: (0,1), direction: (.,<)

We can also represent loop interchange by a matrix transformation.

After transforming the skewed loop by matrix $V = \begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix}$

🕨 (i.e. loop interchange) we get:

1. Distance: (1,1), direction: (<,<)

2. Distance: (1,0), direction: (<,.)

• The transformed iteration space is the transpose of the sk_{S10}^{O0} S^{11} S^{20} S^{21} S^{22} S^{30} S^{31} S^{32} S^{33}

Summary

- (I_1,I_2) . U maps each statement instance (I_1,I_2) to its new position (K_1,K_2) in the transformed loop's execution sequence
- (D_1, D_2) . U gives new dependence distance vector, giving test for validity
- Captures skewing, interchange and reversal
- > Compose transformations by matrix multiplication $U_1 \cdot U_2$
- Resulting loop's bounds may be a little tricky
 - Efficient algorithms exist [Banerjee90] to maximise parallelism by skewing and loop interchanging
 - Efficient algorithms exist to optimise cache performance by finding the combination of blocking, block size, interchange and skewing which leads to the

References

Hennessy and Patterson: Section 4.4 (pp.319)

- Background: "conventional" compiler techniques
 - A.V. Aho, R. Sethi, and J.D. Ullman. Compilers: Principles, Techniques and Tools. Addison Wesley, 1986.

Andrew Appel and Jens Palsberg, Modern Compiler Implementation. Cambridge University Press, 2002.

- Cooper and Torczon, Engineering a Compiler. Morgan Kaufmann 2004.
- Morgan, Building an Optimizing Compiler
- Textbooks covering restructuring compilers
 - Michael Wolfe. High Performance Compilers for Parallel Computing. Addison Wesley, 1996.
 - Steven Muchnick, Advanced Compiler Design and Implementation. Morgan Kaufmann, 1997.
 - Ken Kennedy and Randy Allen, Optimizing Compilers for Modern Architectures. Morgan Kaufmann, 2001.

Research papers:

² D. F. Bacon and S. L. Graham and O. J. Sharp, "Compiler Transformations for High-Performance Computing". ACM Computing Surveys V26 N4 Dec 1994 <u>http://doi.acm.org/10.1145/197405.197406</u>

U. Banerjee. Unimodular transformations of double loops. In Proceedings of the Third Workshop on Programming Languages and Compilers for Parallel Computing, Irvine, CA. Pitman/MIT Press, 1990. Advanced Computer Architecture Chapter 4.65

READ THIS ONE

Additional material for background

A little history...early days at Bell Labs

- 1940: Russell Ohl develops PN junction (accidentally...)
- 1945: Shockley's lab established
- 1947: Bardeen and Brattain create point-contact transistor with two PN junctions, gain=18
- 1951: Shockley develops junction transistor which can be manufactured in quantity
- 1952: British radar expert GWA Dummer forecasts "solid block [with] layers of insulating, conducting and amplifying materials

First pointcontact transistor invented at Bell Labs. (Source: Bell Labs.)





Pre-historic integrated circuits

🕨 1958: The first monolithic integrated circuit, about the size of a finger tip, developed at Texas Instruments by Jack Kilby. The IC was a chip of a single Germanium crystal containing one transistor, one capacitor, and one resistor (Source: Texas Instruments)



Source: http://kasap3.usask.ca/server/kasap/photo1.html

1970: Intel starts selling a 1K bit RAM

1971: Intel introduces first microproces sor, the 4004 4004 4-bit buses

Clock rate
 108 KHz
 2300

transistors

• 10µm



- IBM Power3 microprocessor
- ▶ 15M transistors
- 0.18µm
 copper/SOI
 process
- About 270mm²



Intel Pentium 4

- 42 M transistors
- 0.13mm copper/SOI process
- Clock speeds: 2200, 2000MHz
- Die size 146 square mm
- Power consumption 55.1W (2200), 52.4W (2000)
- Price (\$ per chip in 1,000-chip units, Jan 2002): US\$562 (2200) US\$364 (2000)



Dual-core Opteron 275



- 233M transistors
- 199mm²
- 🕨 90nm
- ▶ 2.2GHz
Intel Itanium Montecito



21.5 mm

http://en wikinedia ora/wiki/Montecita (processor) tecture Chapter 4.73

- Chips are made from slices of a single-crystal silicon ingot
- Each slice is about 30cm in diameter, and 250-600 microns thick
- Transistors and wiring are constructed by photolithography
- Essentially a printing/etching process
- With lines ca. 0.045 0.18µm wide





Highly magnified scanning electron microscope (SEM) view of IBM's six-level copper interconnect technology in an integrated circuit chip. The aluminum in transistor interconnections in a silicon chip has been replaced by copper that has a higher conductivity (by nearly 40%) and also a better ability to carry higher current densities without electromigration. Lower copper interconnect resistance means higher speeds and lower RC constants (Photograph courtesy of IBM Corporation, 1997.)



A single crystal of silicon, a silicon ingot, grown by the Czochralski technique. The diameter of this ingot is 6 inches (Courtesy of Texas Instruments). State of the art fabs now use 300mm wafers



Integrated circuit fabrication is a printing process

- 2. Slice into wafers and polish
- 3. Grow surface layer of silicon dioxide (ie glass), either using high-temperature oxygen or chemical vapour deposition
- 4. Coat surface with photoresist layer, then use mask to selectively expose photoresist to ultraviolet light
- 5. Etch away silicon dioxide regions not covered by hardened photoresist
- 6. Further photolithography steps build up additional layers, such as polysilicon
- 7. Exposed silicon is doped with small quantities of chemicals which alter its semiconductor behaviour to create transistors
- 8. Further photolithography steps build layers of metal for wiring





Close up of the wafer as it spins during a testing procedure



Checking wafers processing in a vertical diffusion furnace



Intel technicians monitor wafers in an automated wet etch tool. The process cleans the wafers of any excess process chemicals or contamination.



Intel x86/Pentium Family

CPU	Year	Data Bus	Max. Mem.	Transistors	Clock MHz Av. MIPS		Level-1 Caches	
8086	1978	16	1MB	29K	5-10	0.8		
80286	1982	16	16MB	134K	8-12	2.7		
80386	1985	32	4GB	275K	16-33	6		
80486	1989	32	4GB	1.2M	25-100	20	8Kb	
Pentium	1993	64	4GB	3.1M	60-233	100	8K Instr + 8K Data	
Pentium Pro	1995	64	64GB	5.5M +15.5M	150-200	440	8K + 8K ₊ Level2	
Pentium II	1997	64	64GB	7M	266-450	466-	16K+16K + L2	
Pentium III	1999	64	64GB	8.2M	500-1000	1000-	16K+16K + L2	
Pentium IV	2001	64	64GB	42M	1300-2000		8K + L2	

On-line manuals: <u>http://x86.ddj.com/intel.doc/386manuals.htm</u>

On-line details: <u>http://www.sandpile.org/ia32/index.htm</u>

Integrated Circuits Costs



Die Cost goes roughly with die area⁴

Real World Examples

Chip	Met	al Iave	Line ers v	e V vidth c	Vafer ost	Def	ect /cr	Are n²	a mi	Dies m²	;/ 	Yield fer	Die Co	ost
386DX		2	0.90) \$	900	1.0	43	 360		 71%		\$4		
486DX2	3	0.80)	\$1200	0 1.0	81	181		54%	6	\$12			
PowerPO	C 60	1	4	0.80	\$17	700	1.3	121		115		28%	\$53	
HP PA 7	100	3	0.80) \$	1300	1.0	196		66	27%)	\$73		
DEC Alp	ha	3	0.70) \$	1500	1.2	234		53	19%)	\$149		
SuperSF	PAR	C	3	0.70	\$17	' 00	1.6	256		48	13%	\$ 2	272	
Pentium	3	0.80)	\$1500) 1.5	296)	40	9%	\$417	7			

• From "Estimating IC Manufacturing Costs," by Linley Gwennap, *Microprocessor Report*, August 2, 1993, p. 15



Moore's "Law"



Gordon Moore left Fairchild to found Intel in 1968 with Robert Noyce and Andy Grove,

Cramming more components onto integrated circuits By Gordon E. Moore

Electronics, Volume 38, Number 8, April 19, 1965 (See http://www.intel.com/research/silicon/mooreslaw.htm)

"With unit cost falling as the number of components per circuit rises, by 1975 economics may dictate squeezing as many as 65,000 components on a single silicon chip"

Technology Trends: Microprocessor Capacity



From: http://www.intel.c om/technology/moo

reslaw/

See also

http://download.int el.com/research/sil icon/Gordon_Moore ISSCC 021003.p

