332 Advanced Computer Architecture Chapter 2

Caches and Memory Systems

January 2009 Paul H J Kelly

These lecture notes are partly based on the course text, Hennessy and Patterson's Computer Architecture, a quantitative approach (3rd and 4th eds), and on the lecture slides of David Patterson and John Kubiatowicz's Berkeley course

Advanced Computer Architecture Chapter 2.1

Average memory access time:

AMAT = HitTime + MissRate * MissPenalty

There are three ways to improve cache performance:

- 1. Reduce the miss rate.
- 2. Reduce the miss penalty, or
- 3. Reduce the time to hit in the cache

We now look at each of these in turn...


Advanced Computer Architecture Chapter 2,2

Reducing Misses

- Classifying Misses: 3 Cs
 - Compulsory—The first access to a block is not in the cache, so the block must be brought into the cache. Also called cold start misses or first reference misses.
 (Misses in even an Infinite Cache)
 - Capacity—If the cache cannot contain all the blocks needed during execution of a program, capacity misses will occur due to blocks being discarded and later retrieved.
 (Misses in Fully Associative Size X Cache)
 - Conflict—If block-placement strategy is set associative or direct mapped, conflict misses (in addition to compulsory & capacity misses) will occur because a block can be discarded and later retrieved if too many blocks map to its set. Also called collision misses or interference misses. (Misses in N-way Associative, Size X Cache)
- Maybe four: 4th "C":
 - **Coherence** Misses caused by cache coherence.


Advanced Computer Architecture Chapter 2,3

3Cs Absolute Miss Rate (SPEC92)




Page 1

2:1 Cache Rule (of thumb!)



3Cs Relative Miss Rate




How We Can Reduce Misses?

- 3 Cs: Compulsory, Capacity, Conflict
- In all cases, assume total cache size not changed:
- What happens if:
- 1) Change Block Size: Which of 3Cs is obviously affected?
- 2) Change Associativity:
 Which of 3Cs is obviously affected?
- 3) Change Compiler:
 Which of 3Cs is obviously affected?

We will look at each of these in turn...

1. Reduce Misses via Larger Block Size



Bigger blocks allow us to exploit more spatial locality - but... Advanced Computer Architecture Chapter 2.8

2: Associativity: Average Memory Access Time vs. Miss Rate

- Beware: Execution time is all that really matters
 - Will Clock Cycle time increase?
- Example: suppose clock cycle time (CCT) =
 - 1.10 for 2-way,
 - ■1.12 for 4-way.
 - **1.14** for 8-way
 - vs. CCT = 1.0 for direct mapped
- Although miss rate is improved by increasing associativity, the cache hit time is increased slightly

Cache Si	ze	Associativity					
(KB)	1-way	2-way	4-way	8-way			
1	2.33	2.15	2.07	2.01			
2	1.98	1.86	1.76	1.68			
4	1.72	1.67	1.61	1.53			
8	1.46	1.48	1.47	1.43			
16	1.29	1.32	1.32	1.32			
32	1.2	1.24	1.25	1.27			
64	1.14	1.2	1.21	1.23			
128	1.1	1.17	1.18	1.2			

(<u>Red</u> means A.M.A.T. <u>not</u> improved by more associativity)

Illustrative benchmark study.
 Real clock cycle cost likely smaller

Advanced Computer Architecture Chapter 2.

"Pseudo-Associativity": miss once? Try again!


- •How to combine fast hit time of Direct Mapped and have the lower conflict misses of 2-way SA cache?
- Divide cache: on a miss, check other half of cache to see if there, if so have a pseudo-hit (slow hit)

Hit Time			
Pseudo Hit Time	Miss Penalty		
•	Time	•	

- Use a "way-predictor" to guess which half to try first
- Q: what address to use for the two ways?
- Drawback: CPU pipeline is hard if hit takes 1 or 2 cycles
 - Better for caches not tied directly to processor (L2)
 - Used in MIPS R10000 L2 cache, similar in UltraSPARC

Another way to reduce associativity conflict misses: "Victim Cache"

- How to combine fast hit time of direct mapped yet still avoid conflict misses?
- Add buffer to place data discarded from cache
- Jouppi [1990]: 4-entry victim cache removed 20% to 95% of conflicts for a 4 KB direct mapped data cache
- Used in AMD Opteron, Barcelona, Phenom, IBM Power5, Power6




HP Fellow Director, Exascale Computing Lab Palo Alto



Jouppi, N. P. 1998. Improving direct-mapped cache performance by the addition of a small fully-associative cache prefetch buffers. In 25 Years of the international Symposia on Computer Architecture (Selected Papers) (Barcelona, Spain, June 27 – July 02, 1998), 6. S. Sohl, Ed. 1526-498. ACM, New York, NY, 388-397. DOI: http://doi.acm.org/10.1145/255930.285999 accessed Computer Architecture Chapter

Skew Associative Caches

- · Idea: reduce conflict misses by using different indices in each cache way
 - N-way cache: conflicts when N+1 blocks have same index bits in address




- Different indices though hashing
 - E.g. XOR index bits with some tag bits
 - E.g. reorder some index bits
- Benefit: indices are randomized
- Less likely two blocks have same index(?)
- Conflict misses reduced and cache better utilized
- May be able to reduce associativity

Seznec, A. and Bodin, F. 1993. Skewed-associative Caches. In Proceedings of the 5th International PARLE Conference on Parallel Architectures and Languages Europe (June 14 - 17, 1993). A. Bode, M. Reeve, and G. Wolf, Eds. Lecture Notes In Computer Science, vol. 649. Springer-Verlag, London, 304-

Cost: latency of hash function

(Slide from Christos Kozyrakis, http://www.stanford.edu/class/ee282/handouts/L04-Cache2.4pp.pdf)



6. Reducing Misses by Software Prefetching Data

Data Prefetch

Load data into register (HP PA-RISC loads)

From Jouppi [1990]: http://doi.acm.org/10.1145/285930.285998

- Cache Prefetch: load into cache (MIPS IV, PowerPC, SPARC v. 9)
- Special prefetching instructions cannot cause faults: a form of speculative execution

Prefetching comes in two flavors:

- Binding prefetch: Requests load directly into register.
 - Must be correct address and register!
- Non-Binding prefetch: Load into cache.
 - Can be incorrect. Frees HW/SW to guess!


Issuing Prefetch Instructions takes time

- Is cost of prefetch issues < savings in reduced misses?
- Higher superscalar reduces difficulty of issue bandwidth
- But often, hardware prefetching is just as effective

From processor To processor

 We can extend this idea to track multiple access streams simultaneously:

- Jouppi [1990] 1 data stream buffer got 25% misses from 4KB cache; 4 streams got 43%
- Palacharla & Kessler [1994] for scientific programs for 8 streams got 50% to 70% of misses from 2 64KB, 4-way set associative caches



Multi-way stream-buffer

From Jouppi [1990]: http://doi.acm.org/10.1145/285930.285998

ouppi [1990]: http://doi.acm.org/10.1145/285930.285998

Advanced Computer Architecture C

7. Reducing Misses by Compiler Optimizations

- McFarling [1989]* reduced instruction cache misses by 75% on 8KB direct mapped cache, 4 byte blocks in software
- Instructions
 - By choosing instruction memory layout based on callgraph, branch structure and profile data
 - Reorder procedures in memory so as to reduce conflict misses
 - (actually this really needs the whole program a link-time optimisation)
- Similar (but different) ideas work for data
 - Merging Arrays: improve spatial locality by single array of compound elements vs. 2 arrays
 - Permuting a multidimensional array: improve spatial locality by matching array layout to traversal order
 - Loop Interchange: change nesting of loops to access data in order stored in memory
 - Loop Fusion: Combine 2 independent loops that have same looping and some variables overlap
 - Blocking: Improve temporal locality by accessing "blocks" of data repeatedly vs. going down whole columns or rows

^{* &}quot;Program optimization for instruction caches", ASPLOS89, http://doi.acm.org/10.1145/70082.68200


Array Merging - example

```
/* Before: 2 sequential arrays */
int val[SIZE];
int key[SIZE];
/* After: 1 array of stuctures */
struct merge {
  int val;
  int key;
};
struct merge merged_array[SIZE];
```

Reducing conflicts between val & key (example?) Improve spatial locality (counter-example?)


(actually this is a transpose: 2*SIZE -> SIZE*2)

Permuting multidimensional arrays to improve spatial locality



- Traverses A and C in row-major order
- If data is actually in column-major order...

Permuting multidimensional arrays to improve spatial locality



- Traverses A and C in row-major order
- If data is actually in column-major order...

Storage layout transformations

- Merging Arrays: improve spatial locality by single array of compound elements vs. 2 arrays
- Permuting a multidimensional array: improve spatial locality by matching array layout to traversal order
- Improve spatial locality

Iteration space transformations

- **Loop Interchange**: change nesting of loops to access data in order stored in memory
- Loop Fusion: Combine 2 independent loops that have same looping and some variables overlap
- Blocking: Improve temporal locality by accessing "blocks" of data repeatedly vs. going down whole columns or rows (wait for Chapter 4)
- Can also improve temporal locality

Loop Interchange: example

```
/* Before */
for (k = 0; k < 100; k = k+1)
  for (j = 0; j < 100; j = j+1)
       for (i = 0; i < 5000; i = i+1)
             x[i][j] = 2 * x[i][j];
/* After */
for (k = 0; k < 100; k = k+1)
  for (i = 0; i < 5000; i = i+1)
       for (j = 0; j < 100; j = j+1)
             x[i][j] = 2 * x[i][j];
```


Sequential accesses: instead of striding through memory every 100 words; improved spatial locality

(actually this is a transpose of the *iteration* space)

Loop Fusion: example

```
/* Before */
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1)
 S1: a[i][j] = 1/b[i][j] * c[i][j];
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1)
  S2: d[i][j] = a[i][j] + c[i][j];
/* After fusion */
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1)
  {S1: a[i][j] = 1/b[i][j] * c[i][j];}
  S2: d[i][j] = a[i][j] + c[i][j];}
```

2 misses per access to a & c vs. one miss per access; improve spatial locality




The real payoff comes if fusion enables Array Contraction: values transferred in scalar instead of via array

52:d[i][j] = a + c;

a = 1/b[i][j] * c;

Fusion is not always so simple

- Dependences might not align nicely
- Example: one-dimensional filters




for (i=1: i< N: i++)V[i] = (U[i-1] + U[i+1])/2

for (i=1; i<N; i++) W[i] = (V[i-1] + V[i+1])/2

• "Stencil" loops are not directly fusable

Loop fusion - code expansion

■ We make them fusable by shifting:




V[1] = (U[0] + U[2])/2for (i=2; i< N; i++) { V[i] = (U[i-1] + U[i+1])/2W[i-1] = (V[i-2] + V[i])/2W[N-1] = (V[N-2] + V[N])/2

- The middle loop is fusable
- We get lots of little edge bits

Loop fusion - code expansion

■ We make them fusable by shifting:



- The middle loop is fusable
- We get lots of little edge bits

V[1] = (U[0] + U[2])/2for (i=2; i<N; i++) { V[i%4] = (U[i-1] + U[i+1])/2 W[i-1] = (V[(i-2)%4] + V[i%4])/2}

- W[N-1] = (V[(N-2)%4] + V[N%4])/2
 - Contraction is trickier
 - We need the last two Vs
 - We need 3 V locations
 - Quicker to round up to four

Summary: Miss Rate Reduction

 $CPU time = IC \times \left(CPI_{\tiny toroilo} + \frac{Memory \quad accesses}{Instruction} \times \underbrace{\textbf{Miss rate}}_{} \text{\textit{Miss penalty}} \right) \times Clock \quad cycle \quad time$

- 3 Cs: Compulsory, Capacity, Conflict
 - 1. Reduce Misses via Larger Block Size
 - 2. Reduce Misses via Higher Associativity
 - 3. Reducing Misses via Victim Cache
 - 4. Reducing Misses via Pseudo-Associativity
 - 5. Reducing Misses by HW Prefetching Instr, Data
 - 6. Reducing Misses by SW Prefetching Data
 - 7. Reducing Misses by Compiler Optimizations
- Prefetching comes in two flavors:
 - Binding prefetch: Requests load directly into register.
 - Must be correct address and register!
 - Non-Binding prefetch: Load into cache.
 - Can be incorrect. Frees HW/SW to guess!

Advanced Computer Architecture Chapter 2,26

Average memory access time:

AMAT = HitTime + MissRate × MissPenalty

There are three ways to improve cache performance:

- 1. Reduce the miss rate,
- 2. Reduce the miss penalty, or
- 3. Reduce the time to hit in the cache

We now look at each of these in turn...

Write Policy: Write-Through vs Write-Back

- Write-through: all writes update cache and underlying memory/cache
 - Can always discard cached data most up-to-date data is in memory
 - Cache control bit: only a valid bit
- Write-back: all writes simply update cache
 - Can't just discard cached data may have to write it back to memory
 - Cache control bits: both valid and dirty bits
- Other Advantages:
 - Write-through:
 - memory (or other processors) always have latest data
 - Simpler management of cache
 - Write-back:
 - much lower bandwidth, since data often overwritten multiple times
 - Better tolerance to long-latency memory?

Write Policy 2: Write Allocate vs Non-Allocate (What happens on write-miss)

- Write allocate: allocate new cache line in cache
 - Usually means that you have to do a "read miss" to fill in rest of the cache-line!
 - Alternative: per/word valid bits

CPU

in out

Cache

DRAM

(or lower mem)


write

buffer

- Write non-allocate (or "write-around"):
 - Simply send write data through to underlying memory/cache - don't allocate new cache line!

Advanced Computer Architecture Chapter 2,2

1. Reducing Miss Penalty: Read Priority over Write on Miss



- Consider write-through with write buffers
 - RAW conflicts with main memory reads on cache misses
 - Could simply wait for write buffer to empty, before allowing read
 - Risks serious increase in read miss penalty (old MIPS 1000 by 50%)
 - Solution:
 - Check write buffer contents before read; if no conflicts, let the memory access continue
- Write-back also needs buffer to hold displaced blocks
 - Read miss replacing dirty block
 - Normal: Write dirty block to memory, and then do the read
 - Instead copy the dirty block to a write buffer, then do the read, and then do the write
 - PCPU stall less since restarts as soon as do read

Advanced Computer Architecture Chapter 2,30

Write buffer issues

- Size: 2-8 entries are typically sufficient for caches
 - But an entry may store a whole cache line
 Make sure the write buffer can handle
 - the typical store bursts...
 - Analyze your common programs, consider bandwidth to lower level
- Coalescing write buffers
 - Merge adjacent writes into single entry
 - Especially useful for write-through caches
- Dependency checks
 - Comparators that check load address against pending stores
 - If match there is a dependency so load must stall
- Optimization: load forwarding
 - *If match and store has its data, forward data to load...
- Integrate with victim cache?

Advanced Computer Architecture Chapter 2.31

2. Reduce Miss Penalty: Early Restart and Critical Word First

- Don't wait for full block to be loaded before restarting CPU
 - <u>Early restart</u>—As soon as the requested word of the block ar rives, send it to the CPU and let the CPU continue execution
 - <u>Critical Word First</u>—Request the missed word first from memory and send it to the CPU as soon as it arrives; let the CPU continue execution while filling the rest of the words in the block. Also called <u>wrapped</u> <u>fetch</u> and <u>requested word</u> <u>first</u>
- Generally useful only in large blocks,
- (Access to contiguous sequential words is very common but doesn't benefit from either scheme – are they worthwhile?)

		bl
	1	

block

3. Reduce Miss Penalty: Non-blocking Caches to reduce stalls on misses


- Non-blocking cache or lockup-free cache allows data cache to continue to supply cache hits during a miss
 - requires full/empty bits on registers or out-of-order execution
 - requires multi-bank memories
- "<u>hit under miss</u>" reduces the effective miss penalty by working during miss instead of ignoring CPU requests
- "hit under multiple miss" or "miss under miss" may further lower the effective miss penalty by overlapping multiple misses
 - Significantly increases the complexity of the cache controller as there can be multiple outstanding memory accesses
 - Requires multiple memory banks (otherwise cannot support)
 - Pentium Pro allows 4 outstanding memory misses

Compare:

prefetching: overlap memory access with pre-miss instructions, Non-blocking cache: overlap memory access with post-miss instructions

Value of Hit Under Miss for SPEC





- FP programs on average: AMAT= 0.68 -> 0.52 -> 0.34 -> 0.26
- Int programs on average: AMAT= 0.24 -> 0.20 -> 0.19 -> 0.19
- 8 KB Data Cache, Direct Mapped, 32B block, 16 cycle miss

Advanced Computer Architecture Chapter 2.35

What happens on a Cache miss?

- For in-order pipeline, 2 options:
 - Freeze pipeline in Mem stage (popular early on: Sparc, R4000)

```
IF ID EX Mem stall stall ... stall Mem Wr
    IF ID EX stall stall stall ... stall stall Ex Wr
```

- Use Full/Empty bits in registers + MSHR queue
 - MSHR = "Miss Status/Handler Registers" (Kroft*)
 Each entry in this queue keeps track of status of outstanding memory requests to one complete memory line.
 - · Per cache-line: keep info about memory address.
 - · For each word: register (if any) that is waiting for result.
 - · Used to "merge" multiple requests to one memory line
 - New load creates MSHR entry and sets destination register to "Empty". Load is "released" from pipeline.
 - Attempt to use register before result returns causes instruction to block in decode stage.
 - Limited "out-of-order" execution with respect to loads. Popular with in-order superscalar architectures.
- Out-of-order pipelines already have this functionality built in... (load queues, etc).
- * David Kroft, Lockup-free instruction fetch/prefetch cache organization, ICCA81 http://portal.acm.org/citation.cfm?id=801868

4: Add a second-level cache

L2 Equations

```
AMAT = Hit Time<sub>L1</sub> + Miss Rate<sub>L1</sub> × Miss Penalty<sub>L1</sub>

Miss Penalty<sub>L1</sub> = Hit Time<sub>L2</sub> + Miss Rate<sub>L2</sub> × Miss Penalty<sub>L2</sub>

AMAT = Hit Time<sub>L1</sub> +

<u>Miss Rate<sub>L1</sub></u> × (Hit Time<sub>L2</sub> + <u>Miss Rate<sub>L2</sub></u> + Miss Penalty<sub>L2</sub>)
```

Definitions:

- Local miss rate— misses in this cache divided by the total number of memory accesses to this cache (Miss rate₁₂)
- Global miss rate—misses in this cache divided by the total number of memory accesses generated by the CPU (Miss Rate_{L1} × Miss Rate_{L2})
- Global Miss Rate is what matters

Comparing Local and Global Miss Rates

- 32 KByte 1st level cache; Increasing 2nd level cache
- Global miss rate close to single level cache rate provided L2 >> L1
- Don't use local miss rate
- L2 not tied to CPU clock cycle!
- Cost & A.M.A.T.
- Generally Fast Hit Times and fewer misses
- Since hits are few, target miss reduction




Fig 5.10 pg416

Advanced Computer Architecture Chapter 2.37

Reducing Miss Penalty Summary

 $CPUtime = IC \times \left(CPI_{\tiny Eurotin} + \frac{Memory \quad accesses}{Instruction} \times \textbf{Miss rate} \right. \times \underbrace{\textit{Miss penalty}}_{} \times Clock \quad cycle \quad time$

- Four techniques
 - Read priority over write on miss
 - Early Restart and Critical Word First on miss
 - Non-blocking Caches (Hit under Miss, Miss under Miss)
 - Second Level Cache
- Can be applied recursively to Multilevel Caches
 - Danger is that time to DRAM will grow with multiple levels in between
 - First attempts at L2 caches can make things worse, since increased worst case is worse

Advanced Computer Architecture Chapter 2.38

Average memory access time:

 $AMAT = HitTime + MissRate \times MissPenalt y$

There are three ways to improve cache performance:


- 1. Reduce the miss rate,
- 2. Reduce the miss penalty, or
- 3. Reduce the time to hit in the cache.

Reducing the time to hit in the cache

- Why does the Alpha 21164 have 8KB Instruction and 8KB data cache + 96KB second level cache, all onchip?
 - 1. Keep the cache small and simple
 - 2. Keep address translation off the critical path
 - 3. Pipeline the cache access

Advanced Computer Architecture Chapter 2.39


2. Fast hits by Avoiding Address Translation




Paging

Virtual address space is divided into *pages* of equal size.

Main Memory is divided into *page frames* the same size.




Paging - Address Mapping



(Review introductory operating systems material for students lacking CS background)

Paging - Address Mapping




Paging - Page Transfer

What happens when we access a page which is currently not in main memory (i.e. the page table entry is empty)?

Page Fault

- → Suspend running process
- → Get page from disk
- → Update page table
- → Resume process (re-execute instruction)
- ? Can one instruction cause more than one page fault?

The location of a page on disk can be recorded in a separate table or in the page table itself using a **presence** bit.



Note: We can run another *ready* process while the page fault is being serviced.

(Review introductory operating systems material for students lacking CS background)

2. Fast hits by Avoiding Address Translation

- Send virtual address to cache?
 - Called Virtually Addressed Cache or just Virtual Cache vs. Physical Cache
 - Every time process is switched logically must flush the cache; otherwise get false hits
 - Cost is time to flush + "compulsory" misses from empty cache
 - Dealing with <u>aliases</u> (sometimes called <u>synonyms/homonyms</u>);
 Two different virtual addresses map to same physical address,
 Two different physical addresses mapped to by the same virtual address in different contexts
 - I/O must interact with cache, so need virtual address
- Solution to aliases
 - HW guarantees covers index field & direct mapped, they must be unique; called <u>page coloring</u>
- Solution to cache flush
 - Add <u>process identifier tag</u> that identifies process as well as address within process: can't get a hit if wrong process

Advanced Computer Architecture Chapter 2.47

Synonyms and homonyms in address translation


- Homonyms (same sound different meaning)
 - same virtual address points to two different physical addresses in different processes
 - If you have a virtually-indexed cache, flush it between context switches or include PID in cache tag
- Synonyms (different sound same meaning)
 - different virtual addresses (from the same or different processes) point to the same physical address
 - in a virtually addressed cache
 - a virtual address could be cached twice under different physical addresses
 - updates to one cached copy would not be reflected in the other cached copy
 - solution: make sure synonyms can't co-exist in the cache, e.g., OS can forces synonyms to have the same index bits in a direct mapped cache (sometimes called page colouring)

(a nice explanation in more detail can be found at http://www.ece.cmu.edu/~jhoe/course/ece447/handouts/L22.pdf)

2. Fast Cache Hits by Avoiding Translation: Process ID impact




- Light Gray is multiprocess when flush cache
- Dark Gray is multiprocess when use Process ID tag
- Y axis: Miss Rates up to 20%
- X axis: Cache size from 2 KB to 1024 KB



2. Fast Cache Hits by Avoiding Translation: Index with Physical Portion of Address

- If index is physical part of address, can start tag access in parallel with translation so that can compare to physical tag
- Limits cache to page size: what if want bigger caches and uses same trick?
 - Higher associativity
 - Page coloring
 - A cache conflict occurs if two cache blocks that have the same tag (physical address) are mapped to two different virtual addresses
 - Make sure OS never creates a page table mapping with this property



Advanced Computer Architecture Chapter 2.49

3: Fast Hits by pipelining Cache Case Study: MIPS R4000

8 Stage Pipeline:

- IF-first half of fetching of instruction; PC selection happens here as well as initiation of instruction cache access.
- IS-second half of access to instruction cache.
- RF-instruction decode and register fetch, hazard checking and also instruction cache hit detection.
- EX-execution, which includes effective address calculation, ALU operation, and branch target computation and condition evaluation.
- DF-data fetch, first half of access to data cache.
- DS-second half of access to data cache.
- TC-tag check, determine whether the data cache access hit.
- WB-write back for loads and register-register operations.
- What is impact on Load delay?
 - Need 2 instructions between a load and its use!

Advanced Computer Architecture Chapter 2.50

Case Study: MIPS R4000

TWO Cycle Load Latency	IF	IS IF	RF IS IF	EX RF IS IF	DF EX RF IS IF	DS DF EX RF IS IF	TC DS DF EX RF IS	WB TC DS DF EX RF IS IF
THREE Cycle Branch Latency (conditions evaluated during EX phase) Delay slot plus two st Branch likely cancels		IS IF slot if	RF IS IF	EX RF IS IF	DF EX RF IS	DS DF EX RF IS IF	TC DS DF EX RF IS	WB TC DS DF EX RF IS IF


Advanced Computer Architecture Chapter 2.51

R4000 Performance


Not ideal CPI of 1:

- Load stalls (1 or 2 clock cycles)
- Branch stalls (2 cycles + unfilled slots)
- FP result stalls: RAW data hazard (latency)

FP structural stalls: Not enough FP hardware (parallelism)




What is the Impact of What You've Learned About Caches?




(-5 clocks) but not L2 cache miss (-50 clocks)?

Advanced Computer Architecture Chapter 2.53




Alpha Memory Performance: Miss Rates of SPEC92



Advanced Computer Architecture Chapter 2.55

Alpha CPI Components


- Instruction stall: branch mispredict (green);
- Data cache (blue); Instruction cache (yellow); L2\$ (pink)
 Other: compute + reg conflicts, structural conflicts



Cache Optimization Summary

	Technique	MR	MP HT	Complexity
rate	Larger Block Size	+	-	0
	Higher Associativity	+	-	1
miss	Victim Caches	+		2
Ë	Pseudo-Associative Caches	+		2
_	HW Prefetching of Instr/Data	+		2
	Compiler Controlled Prefetching	+		3
	Compiler Reduce Misses	+		0
	Priority to Read Misses		+	1
₹	Early Restart & Critical Word 1st		+	2
ā	Non-Blocking Caches		+	3
penalty	Second Level Caches		+	2
miss p				

Advanced Computer Architecture Chapter 2.57



Practical exercise: explore memory hierarchy on your favourite computer

- Download Stefan Manegold's "cache and TLB calibrator":
 - http://www.cwi.nl/~manegold/Calibrator/calibrator.shtml
 (or find installed copy in ~phjk/ToyPrograms/C/ManegoldCalibrator)
- This program consists of a loop which runs over an array repeatedly
 - The size of the array is varied to evaluate cache size
 - The stride is varied to explore block size

Advanced Computer Architecture Chapter 2,58

Instructions for running the Manegold calibrator


- Get a copy:
 - cp /homes/phjk/ToyPrograms/C/ManegoldCalibrator/calibrator.c ./
- Compile it:
 - gcc -03 -o calibrator calibrator.s
- Find out CPU MHz
 - cat /proc/cpuinfo
- Run it; ./calibrator <CPUMHz> <size> <filename>
- Ea on media03:
 - ./calibrator 3000 64M media03
 - Output is delivered to a set of files "media03.*"
- Plot postscript graphs using generated gnuplot scripts:
 - gnuplot media03.cache-miss-latency.gp
 - gnuplot media03.cache-replace-time.gp
 - gnuplot media03.TLB-miss-latency.gp
- View the generated postscript files:
 - gv media03.cache-miss-latency.ps &

Extra material for interest


Main Memory Background

- Performance of Main Memory:
 - Latency: Cache Miss Penalty
 - * Access Time: time between request and word arrives
 - Cycle Time: time between requests
 - Bandwidth: I/O & Large Block Miss Penalty (L2)
- Main Memory is DRAM: Dynamic Random Access Memory
 - Dynamic since needs to be refreshed periodically (8 ms, 1% time)
 - Addresses divided into 2 halves (Memory as a 2D matrix):
 - RAS or Row Access Strobe
 - CAS or Column Access Strobe
- Cache uses SRAM: Static Random Access Memory
 - No refresh (6 transistors/bit vs. 1 transistor Size: DRAM/SRAM - 4-8, Cost/Cycle time: SRAM/DRAM - 8-16

Advanced Computer Architecture Chapter 2.61




- The first real "random-access memory" technology was based on magnetic "cores" - tiny ferrite rings threaded with copper wires
- That's why people talk about "Out-of-Core", "In-Core," "Core Dump"
- Non-volatile, magnetic
- Lost out when 4 Kbit DRAM became available
- Access time 750 ns, cycle time 1500-3000 ns



Pulse on sense line if any core flips its magnetisation state

> http://www.faqs.org/docs/electric/Digital/DIGI 15.html http://www.psych.usyd.edu.au/pdp-11/core.html Advanced Computer Architecture Chapter 2.63




The first magnetic core memory, from the IBM 405 Alphabetical Accounting Machine. The photo shows the single drive lines through the cores in the long direction and fifty turns in the short direction. The cores are 150 mil inside diameter, 240 mil outside, 45 mil high. This experimental system was tested successfully in April 1952.




524,000 36-bit words and a total cycle time of eight microseconds in each memory (1964 - for the IBM7094)



Pipelined instruction processing in Atlas



- Atlas is most famous for pioneering virtual memory
- Also
 - Pipelined execution
 - Cache memory ("slave store") 32 words
 - Floating point arithmetic hardware




SEM photomicrograph of 0.25-µm trench DRAM cell suitable for Schematic of a one-transistor DRAM cell [1]. The array devicescaling to 0.15 \(\mu \) and below. Reprinted with permission from [17]; (transistor) is addressed by switching the wordline voltage from 1995 IEEE.

 V_{WLL} (wordline-low) to V_{WLH} (wordline-high), enabling the bitline and the capacitor to exchange charge. In this example, a data state Single transistor of either a "0" (0 V) or a "1" ($V_{\rm BLH}$) is written from the bitline to \blacksquare Capacitor stores charge the storage capacitor. V_{BB} is the electrical bias applied to the p-well.

http://www.research.ibm.com/journal/rd/462/mandelman.html

Decays with time

Destructive read-out




DRAM array design

- Square array of cells
- Address split into Row address and Column Address bits
- Row address selects row of cells to be activated
- Cells discharge
- Cell state latched by percolumn sense amplifiers
- Column address selects data for output
- Data must be written back to selected row

4 Key DRAM Timing Parameters

- t_{RAC}: minimum time from RAS line falling to the valid data output.
 - Quoted as the speed of a DRAM when buy
 - A typical 4Mb DRAM t_{RAC} = 60 ns
 - Speed of DRAM since on purchase sheet?
- t_{RC}: minimum time from the start of one row access to the start of the next.
 - t_{RC} = 110 ns for a 4Mbit DRAM with a t_{RAC} of 60 ns
- t_{CAC}: minimum time from CAS line falling to valid data output.
 - 15 ns for a 4Mbit DRAM with a t_{RAC} of 60 ns
- t_{PC}: minimum time from the start of one column access to the start of the next.
 - 35 ns for a 4Mbit DRAM with a t_{RAC} of 60 ns

Advanced Computer Architecture Chapter 2,69



Advanced Computer Architecture Chapter 2.7

DRAM Performance

- A 60 ns (trac) DRAM can
 - perform a row access only every 110 ns (tpc)
 - perform column access (†_{CAC}) in 15 ns, but time between column accesses is at least 35 ns (†_{CC}).
 - In practice, external address delays and turning around buses make it 40 to 50 ns
- These times do not include the time to drive the addresses off the microprocessor nor the memory controller overhead!

DRAM History

- DRAMs: capacity +60%/yr, cost -30%/yr
- 2.5X cells/area, 1.5X die size in -3 years
 2007 DRAM fab line costs \$4.6B (2004 prices)
 - DRAM only: density, leakage v. speed
- Rely on increasing no. of computers & memory per computer (60% market)
 - SIMM or DIMM is replaceable unit => computers use any generation DRAM
- Commodity, second source industry
- => high volume, low profit, conservative
- Little organization innovation in 20 years
- Order of importance: 1) Cost/bit 2) Capacity

First RAMBUS: 10X BW, +30% cost => little impact

"Elpida to Build \$4.6B DRAM Fab in Japan" (Electronic News, 6/9/2004 http://www.reed-electronics.com/electronicnews/article/CA424812.htm

DRAM Today: 1 Gbit DRAM and more

Infineon (Dresden)

Organisation x4.x8.x16 133-200 MHz Clock

Data Pins 68

Die Size 160 mm²

Metal Layers 3

110nm Technology Video: http://registration.infineon.com/registration/video/video.asp

Datapoint 2005:

- 0.7 micron
- Hi-k dielectric (Al₂O₃)
- 75:1 trench capacitor aspect ratio

CPU




Infineon News 2004-12-14 http://www.infineon.com/cgi/ccrm.dll/jsp/showfrontend.do?lang=EN&news_nav_oid=-9979&c
Infineon Samples 16bit DDR SDRAMs_Electronics_News_8/26/2003 http://www.reed-electronics_co

Fast Memory Systems: DRAM specific

- Multiple CAS accesses: several names (page mode)
 - Extended Data Out (EDO): 30% faster in page mode
- New DRAMs to address gap; what will they cost, will they survive?
 - RAMBUS: "reinvent DRAM interface"
 - Each Chip a module vs. slice of memory
 - Short bus between CPU and chips
 - Does own refresh
 - Variable amount of data returned
 - Originally 1 byte / 2 ns (500 MB/s per chip)
 - Direct Rambus DRAM (DRDRAM) 16 bits at 400MHz, with a transfer on both clock edges, leading to 1.6GB/s
 - 20% increase in DRAM area
 - Synchronous DRAM: 2 banks on chip, a clock signal to DRAM, transfer synchronous to system clock (66 150 MHz). "Double Data Rate" DDR SDRAM also transfers on both clock edges
 - Intel claims RAMBUS Direct (16 b wide) is future PC memory?
- Niche memory or main memory?
 - e.g., Video RAM for frame buffers, DRAM + fast serial output

Main Memory Organizations



CPU, Cache, Bus, Memory same width (32 or 64 bits)

CPU/Mux 1 word; Mux/Cache, Bus, Memory N words (Alpha: 64 bits & 256 bits; UtraSPARC 512)

Cache Bus Memory Memory Memory Memory Bank 2 Bank 3 Bank 1 Bank 0

CPU


Interleaved:

CPU. Cache. Bus 1 word: Memory N Modules (4 Modules); example is word interleaved

Advanced Computer Architecture Chapter 2.75

Main Memory Performance

- Timing model (word size is 32 bits)
 - 1 to send address.
 - 6 access time 1 to send data
 - Cache Block is 4 words
- $= 4 \times (1+6+1) = 32$ Simple M.P.
- = 1 + 6 + 1 = 8Wide M.P.
- Interleaved M.P. = $1 + 6 + 4 \times 1 = 11$



Independent Memory Banks

Memory banks for independent accesses
vs. faster sequential accesses

Multiprocessor
I/O
CPU with Hit under n Misses, Non-blocking Cache

Superbank: all memory active on one block transfer (or Bank)

Bank: portion within a superbank that is word interleaved (or Subbank)

Superbank
Superbank Number

Bank
Superbank Number
Bank Number
Bank Offset
Bank Offset

Independent Memory Banks

How many banks?

number banks ≤ number clocks to access word in bank

- For sequential accesses, otherwise will return to original bank before it has next word ready
- 🛡 (like in vector case)
- Increasing DRAM => fewer chips => harder to have banks

Advanced Computer Architecture Chapter 2.78

Avoiding Bank Conflicts

Lots of banks

- Conflicts occur even with 128 banks, since 512 is multiple of 128, conflict on word accesses
- SW: loop interchange or declaring array not power of 2 ("array padding")
- HW: Prime number of banks
 - bank number = address mod number of banks
 - address within bank = address / number of words in bank
 - modulo & divide per memory access with prime no. banks?
 - address within bank = address mod number words in bank
 - bank number? easy if 2N words per bank

Advanced Computer Architecture Chapter 2.79

Advanced Computer Architecture Chapter 2.77

Fast Bank Number

Chinese Remainder Theorem

As long as two sets of integers ai and bi follow these rules

 $bi = x \mod ai$, $0 \le bi < ai$, $0 \le x < a0 \times a1 \times a2 \times ...$ and that ai and aj are co-prime if $i \ne j$, then the integer x has only one solution (unambiguous mapping):


- bank number = b_0 , number of banks = a_0 (= 3 in example)
- address within bank = b₁, number of words in bank = a₁ (= 8 in example)
- N word address 0 to N-1, prime no. banks, words power of 2

		Seq. Interleaved			Modulo Interleaved			
Bank Number:		0	1	2	0	1	2 within	
Bank:	nui ess ()	0	1	2	0	16	WILIIII	
	1	3	4	<u>(5)</u>	9	1	17	
	2	6	7	8	18	10	2	
	3	9	10	11	3	19	11	
	4	12	13	14	12	4	20	
	5	15	16	17	21	13	(5)	
	6	18	19	20	6	22	14	
	7	21	22	23	15	7	23	

Need for Error Correction!

- Motivation:
 - Failures/time proportional to number of bits!
 - As DRAM cells shrink, more vulnerable
- Went through period in which failure rate was low enough without error correction that people didn't do correction
 - DRAM banks too large now
 - Servers always corrected memory systems
- Basic idea: add redundancy through parity bits
 - Simple but wasteful version:
 - Keep three copies of everything, vote to find right value
 - 200% overhead so not good!
 - Common configuration: Random error correction
 - SEC-DED (single error correct, double error detect)
 - One example: 64 data bits + 8 parity bits (11% overhead)
 - Papers up on reading list from last term tell you how to do these types of codes
 - Really want to handle failures of physical components as well
 - Organization is multiple DRAMs/SIMM, multiple SIMMs
 - Want to recover from failed DRAM and failed SIMM!
 - Requires more redundancy to do this
 - All major vendors thinking about this in high-end machines


Advanced Computer Architecture Chapter 2.81



More esoteric Storage Technologies?

- Perovskite ferroelectric crystal forms dielectric in capactor, stores bit via phase change
- 100ns read, 100ns write

FRAM



Main Memory Summary

- Wider Memory
- Interleaved Memory: for sequential or independent accesses
- Avoiding bank conflicts: SW & HW
- DRAM specific optimizations: page mode & Specialty DRAM
- Need Error correction