Advanced Computer Architecture Chapter 8:

Vectors, vector instructions, vectorization and SIMD



November 2022 Paul H J Kelly

This section has contributions from Fabio Luporini (PhD & postdoc at Imperial, now CTO of DevitoCodes) and Luigi Nardi (ex Imperial and Stanford postdoc, now an academic at Lund University).

Course materials online at http://www.doc.ic.ac.uk/~phjk/AdvancedCompArchitecture.html

Armejach, A., Caminal, H., Cebrian, J.M. *et al.* Using Arm's scalable vector extension on stencil codes. *J Supercomput* **76**, 2039–2062 (2020). https://doi.org/10.1007/s11227-019-02842-5



Reducing Turing Tax Increasing instruction-level parallelism

Roofline model: when does it matter?

Vector instruction sets

Automatic vectorization (and what stops it from working)
How to make vectorization happen

Lane-wise predication

How are vector instructions actually executed?

And then, in the next chapter: GPUs, and Single-Instruction Multiple Threads (SIMT)

3

	Processor	Туре	Peak GFLOP/s	Peak GB/s	Ops/Byte	Ops/Word
e	E5-2690 v3* SP	CPU	416	68	~6	~24
Int	E5-2690 v3 DP	CPU	208	68	~3	~24
DIA	K40** SP	GPU	4,290	288	~15	~60
N	K40 DP	GPU	1,430	288	~5	~40

If the hardware has high Ops/Word, some code is likely to be bound by operand delivery (SP: single-precision, 4B/word; DP: double-precision, 8B/word)

Arithmetic intensity: Ops/Byte of DRAM traffic



Hennessy and Patterson's Computer Architecture (5th ed.)

Roofline Model: Visual Performance Model

4

- Bound and bottleneck analysis (like Amdahl's law)
- Relates processor performance to off-chip memory traffic (bandwidth often the bottleneck)



Roofline: An Insightful Visual Performance Model for Floating-Point Programs and Multicore Architectures, Samuel Williams et al, CACM 2008

Roofline Model: Visual Performance Model



- The ridge point offers insight into the computer's overall performance potential
- It tells you whether your application *should* limited by memory bandwidth, or by arithmetic capability

5

Example from my research: Firedrake: single-node AVX512 performance



[Skylake Xeon Gold 6130 (on all 16 cores, 2.1GHz, turboboost off, Stream: 36.6GB/s, GCC7.3 –march=native)]

A study of vectorization for matrix-free finite element methods, Tianjiao Sun et al <u>https://arxiv.org/abs/1903.08243</u>

Vector instruction set extensions

- Example: Intel's AVX512
- Extended registers ZMM0-ZMM31, 512 bits wide
 - Can be used to store 8 doubles, 16 floats, 32 shorts, 64 bytes
 - So instructions are executed in parallel in 64,32,16 or 8 "lanes"
- Predicate registers k0-k7 (k0 is always true)
 - Each register holds a predicate per operand (per "lane")
 - So each k register holds (up to) 64 bits*
- Rich set of instructions operate on 512-bit operands

* k registers are 64 bits in the AVX512BW extension; the default is 16

AVX512: vector addition

- Assembler:
 - VADDPS zmm1 {k1}{z}, zmm2, zmm3
- In C the compiler provides "vector intrinsics" that enable you to emit specific vector instructions, eg:
 - res = _mm512_maskz_add_ps(k, a, b);
- Only lanes with their corresponding bit set in predicate register k1 (k above) are activated
- Two predication modes: *masking* and *zero-masking*
 - With "zero masking" (shown above), inactive lanes produce zero
 - With "masking" (omit "z" or "{z}"), inactive lanes do not overwrite their prior register contents

AVX512: vector addition

- Assembler:
 - VADDPS zmm1 {k1}{z}, zmm2, zmm3
- In C the compiler provides "vector intrinsics" that enable you to emit specific vector instructions, eg:
 - res = _mm512_maskz_add_ps(k, a, b);
- Only lanes with their corresponding bit in k1 are activated
- Two predication modes: masking and zero-masking
 - With "zero masking" (shown above), inactive lanes produce zero
 - With "masking" (omit "z" or "{z}"), inactive lanes do not overwrite their prior register contents

More formally...

FOR j←0 TO KL-1

i←j * 32

IF k1[j] OR *no writemask*

THEN DEST[i+31:i]←SRC1[i+31:i] + SRC2[i+31:i]

ELSE

IF *merging-masking* ; merging-masking
THEN *DEST[i+31:i] remains unchanged*
ELSE ; zeroing-masking

 $DEST[i+31:i] \leftarrow 0$

FI

FI;

ENDFOR;

Can we get the compiler to vectorise?

← → C 🔒 Secure https://godbolt.org



10







If the alignment of the operand pointers is not known:

gcc reports: test.c:6:3: note: loop vectorized test.c:6:3: note: loop peeled for vectorization to enhance alignment test.c:6:3: note: loop turned into non-loop; it never loops. test.c:6:3: note: loop with 3 iterations completely unrolled test.c:1:6: note: loop turned into non-loop; it never loops. test.c:1:6: note: loop with 4 iterations completely unrolled Three copies of the nonvectorised loop body to align the start address of the vectorised code on a 32-byte boundary

+ Add new...-

Basically the same vectorised code as before

Three copies of the nonvectorised loop body to mop up the additional iterations in case N is not divisible by 4

x86-64 gcc 5.4 (Editor #1, Compiler #1) C++ X

testl Neck, Neck pushq Nr13 pushq Nr12

pushq Xrbp pushq Xrbx js .L1 movq Xrsi, Xrax

leal 1(%rcx), %r9c andl \$15, %eax shrq \$2, %rax need %rax

\$3, %eax

cmpl %r9d, %ea: cmova %r9d, %ea: cmpl \$4, %r9d

> %r9d, %eax (%rsi), %xmm

4(%rsi), %xmmi

cmpl \$2, %eax movl \$2, %r8d addss 4(%rdx), %omm0 movss %xmm0, 4(%rdi)

 movss
 8(%rsi), %omm8

 cmpl
 \$3, %eax

 movl
 \$3, %r8d

 addss
 8(%rdx), %omm8

 movss
 %xmm0, 8(%rdi)

 je
 .L5

 movss
 12(%rsi), %xmm0

 mov1
 \$4, %r8d

 addss
 12(%rdx), %xmm0

movss %xmm0, 12(%rdi)

%eax, %r9d %ecx, %ebx %eax, %r11d -4(%r9), %r18d

(%rdi,%rax), %r11

movups (%r12,%rax), %xmm0

addl Nebp, Nr8d cmpl Nebp, Nr9d je .Ll movslq Nr8d, Nrax movss (Nrsi,Nrax,4), Nxm

(%rdx,%rax,4), %xmm8

movss %xmm0, (%rdi,%rax,4)
leal 1(%r8), %eax
cmpl %eax, %ecx

movss %xmm0, (%rdi,%rax,4)

%xmm0, (%rdi,%r8,4)

movslq %r8d, %r8
movss (%rsi,%r8,4), %omm8
addss (%rdx,%r8,4), %omm8

%r12 %r13

testl %eax, %ea: jne .L3

\$1, %ebx
0(%r13,%rax), %omm0
%omm0, (%r11,%rax)
\$16, %rax
%ebx, %r10d

 shrl
 52, %rl0d

 addl
 \$1, %rl0d

 cmpl
 \$2, %ebx

 leal
 0(,%rl0,4), %ebp

 jbe
 .L7

 leag
 0(,%rl1,4), %rax

 xorl
 %ebx, %ebx

 leag
 0(,%rl1,4), %rax

 kebx, %ebx
 %ebx, %rax), %rl3

 leag
 (%rdx,%rax), %rl3

1000

addl \$2, %r8d movss (%rsi,%rax,4), %xmm0 cmpl %r8d, %ecx addss (%rdx,%rax,4), %xmm0

popq Srbs popq Srbs

popq

xorl %r8d, %r8d

101

cmpl \$1, %eax movl \$1, %r8d

addss (%rdx), %xmm0 movss %xmm0, (%rdi) -O3 -fopt-info

// \s+ Intel Demangle

x86-64 acc 5.4

11010

A-



If the pointers might be aliases:

gcc reports:

test.c:6:3: note: loop vectorized

test.c:6:3: note: loop versioned for vectorization because of possible aliasing

test.c:6:3: note: loop peeled for vectorization to enhance alignment test.c:6:3: note: loop turned into non-loop; it never loops. test.c:6:3: note: loop with 3 iterations completely unrolled test.c:1:6: note: loop turned into non-loop; it never loops. test.c:1:6: note: loop with 3 iterations completely unrolled Check whether the memory regions pointed to by c, b and a might overlap

Three copies of the nonvectorised loop body to align the start address of the vectorised code on a 32-byte boundary

Basically the same vectorised code as before

Three copies of the nonvectorised loop body to mop up the additional iterations in case N is not divisible by 4

Non-vector version of the loop for the case when c might overlap with a or b

x86-64 acc 5.4

16(%rs1), %ra

16(%rdi), %r10 1(%rcx), %r9d

Xeax, Xr8d 16(Xrdx), Xra

Snax, Sndi

Xriid, Xe

Xal, XrSt

andl \$3, Xea cmpl %r9d, % cmova %r9, %r xorl %rad, % testl %eax, %

%eax, %eax
.L4
(%rsi), %m
\$1, %eax

 novss
 4(%rsi), %xmm0

 cmpl
 \$2, %reax

 novl
 \$2, %r8d

 addss
 4(%rdx), %xmm0

 novss
 %xmm0, 4(%rdi)

S(Nrsi), Nom \$3, NrSd S(Nrdx), Nom Nomm0, S(Nrd

said S3, Wrax xorl Wried, Wried leel -4(Wrs), Wried leeg (Wrsi, Wras), Wried leeg (Wrsi, Wras), Wr xorl Mebr, Mebr add Wrdi, Mrax shrl S2, Wried add S1, Wried leel 0(, Wrii, 4), Mebr

(%r12,%r10), %xmm0
 \$1, %ebx
 0(%r13,%r10), %xmm0
 %xmm0, (%rax,%r10)
 \$16, %r10
 %r110, %ebx

Xebp, Xr9d
.L1
Xr8d, Xrax
(Xrsi,Xrax,4), Xxmm
(Xrdx,Xrax,4), Xxmm

1(%rS), %ea %eax, %ecx

popq popq popq

novss addq cmpl %xmm0, (%rdi,%rax,4

Sig Ad So (Nrsi,Nrax,4), Nome Nr8d, Neck (Nrdx,Nrax,4), Nome Nome, (Nrdi,Nrax,4)

(%rdx,%rax,4), %xmm0 %xmm0, (%rdi,%rax,4) \$1, %rax %eax, %ecx

cmpl S1, %eax novl S1, %r8d addss (%rdx), %xmm0 movss %xmm0, (%rdi) je .L4

Α.

-O3 -fopt-info

\s+ Intel Demangle Libraries + Add new

What to do if the compiler just won't vectorise your loop? Option #1: ivdep pragma

14

```
void add (float *c, float *a, float *b)
{
    #pragma ivdep
    for (int i=0; i <= N; i++)
        c[i]=a[i]+b[i];
}</pre>
```

IVDEP (Ignore Vector DEPendencies) compiler hint. Tells compiler "Assume there are no loop-carried dependencies"

This tells the compiler vectorisation is *safe*: it might still not vectorise

What to do if the compiler just won't vectorise your loop? Option #2: **OpenMP 4.0** <u>pragmas</u>

```
void add (float *c, float *a, float *b)
{
    #pragma omp simd
    for (int i=0; i <= N; i++)</pre>
```

Indicates that the loop can be transformed into a SIMD loop (i.e. the loop can be executed concurrently using SIMD instructions)

c[i] = a[i] + b[i];

"declare simd" can be applied to a function to enable SIMD instructions at the function level from a SIMD loop

Tells compiler "vectorise this code". It might still not do it...

Source: http://www.openmp.org/mp-documents/OpenMP4.0.0.pdf

loopwise:

What to do if the compiler just won't vectorise your loop? Option #2: SIMD intrinsics:

```
void add (float *c, float *a, float *b)
{
    ___m128* pSrc1 = (___m128*) a;
    __m128* pSrc2 = (__m128*) b;
    __m128* pDest = (__m128*) c;
    for (int i=0; i <= N/4; i++)
    *pDest++ = __mm_add_ps(*pSrc1++, *pSrc2++);</pre>
```

} Vector instruction lengths are hardcoded in the data types and intrinsics

This tells the compiler which specific vector instructions to generate. This time it really will vectorise!

Basically... think of each lane as a thread

Or: vectorise an *outer* loop:

```
#pragma omp simd
for (int i=0; i<N; ++i) {
    if(){...} else {...}
    for (int j=...) {...}
    while(...) {...}
    f(...)
}</pre>
```

In the body of the vectorised loop, each lane executes a different iteration of the loop – *whatever* the loop body code does What to do if the compiler just won't⁷ vectorise your loop? Option #3: SIMT

Use predication to handle:

- nested if-then-else
- While loops
- For loops
- Function calls

More later – when we look at GPUs



\leftarrow \rightarrow C \triangleq godbolt.org							☆	0 🖻		<mark>-</mark> 🧕	3 1
EXPLORER Add • More •	Watch	n C++ Week fea	<mark>ly</mark> to lea tures	rn new C·	++ ×			Share▼	Other	• Poli	icies 🔻
C source #1 🗙		x86-64 icc 19	.0.1 (Edito	r #1, Compile	er #1) C 🗙						
A ▼ B Save/Load + Add new ▼ ♥ Vim	с 🔻	x86	-64 icc 1	9.0.1	• 📀	-xCOF	RE-AV	X512 -q	opt-zm	m-usag	je=h
<pre>1 // icc: -xCORE-AVX512 -qopt-zmm-usage=H 2 #define ALIGNattribute ((aligned 3 //#define ALIGN 4 5 float ALIGN c[1024]; 6 float ALIGN a[1024]; 7 float ALIGN b[1024]; 8 int ALIGN ind[1024]; 9 10 void add () 11 { 12 for (int i=0; i < 1024; i++) 13 c[i]=a[i]+b[ind[i]]; 14 } </pre>	(64)))	A ▼ □ 11010 E Libraries 1 2 3 4 5 6 7 8	□ ./a.out • + Ac add: B1.2:	∠ ∠LX0: dd new ▼ xor vmovups vpcmpeqb vpxord vgathero vaddps	Lib.f: Dib.f: Dib.f: Control Add Control	Ext tool ▼ tool ▼	// # Pr D PTR n0 zmm1 WORD F	<pre>\s+ \s+ [ind+ra PTR [b+z</pre>	☑ Intel 31.2E ax*4] cmm0*4]	Dema	angle
 Indirection: b[ind[]] We have a register containing a We need a "gather" instruction: A vector load That loads from a different ac (how can this be implemented e) 	vector of ddress in e efficiently?	pointers each lane ??)	e put (0/0)	vmovups add cmp jb vzeroupp ret	ZMMWOR rax, 1 rax, 1 B1.2 per	946ms (9359	(c+rax # Pr	*4], zn	lim2	-	

A ▼ □ Wrap lines

#1 with x86-64 icc 19.0.1 X





Vector execution alternatives

Implementation may execute n-wide vector operation with an n-wide ALU – or maybe in smaller, m-wide blocks

vector pipelining:

- Consider a simple static pipeline
- Vector instructions are executed serially, element-by-element, using a pipelined FU – or in n-wide chunks if your FU is n-wide
- We have several pipelined Fus
- "vector chaining" each word is forwarded to the next instruction as soon as it is available
- FUs form a long pipelined chain

uop decomposition:

- Consider a dynamically-scheduled o-o-o machine
- Each n-wide vector instruction is split into m-wide uops at decode time
- The dynamic scheduling execution engine schedules their execution, possibly across multiple FUs
- They are committed together

Vector pipelining – "chaining"



Operations Instruction issue

- Vector FUs are 8-wide each 32-wide vector instruction is executed in 4 blocks
- Forwarding is implemented block-by-block
- So memory, mul, add and store are chained together into one continuouslyactive pipeline

Uop decomposition - example

AMD Jaguar

- Low-power 2-issue dynamicallyscheduled processor core
- Supports AVX-256 ISA
- Has two 128-bit vector ALUs
- 256-bit AVX instructions are split into two 128-bit uops, which are scheduled independently
- Until retirement
- A "zero-bit" in the rename table marks a register which is known to be zero
- So no physical register is allocated and no redundant computation is done



SIMD Architectures: discussion

- Reduced Turing Tax: more work, fewer instructions
- Relies on compiler or programmer
- Simple loops are fine, but many issues can make it hard
- "lane-by-lane" predication allows conditionals to be vectorised, but branch divergence may lead to poor utilisation
- Indirections can be vectorised on some machines (vgather, vscatter) but remain hard to implement efficiently unless accesses happen to fall on a small number of distinct cache lines
- Vector ISA allows broad spectrum of microarchitectural implementation choices
- Intel's vector ISA has grown enormous as vector length has been successively increased
- ARM's "scalable vector extension" (SVE) is an ISA design that hides the vector length (by using a special loop branch)

Topics we have not had time to cover

ARM's SVE, RISCV vector extensions:

- a vector ISA that achieves binary compatibility across machines with different vector width and uop decomposition
- Matrix registers and matrix instructions
 - Eg Nvidia's "tensor cores"

Exotic vector instructions

- Collision detect (how to vectorise, for example, histogramming)
- Permutations
- Complex arithmetic

Pipelined vector architectures:

The classical vector supercomputer

Whole-function vectorisation, ISPC, SIMT

- Vectorising nested conditionals
- Vectorising non-innermost loops
- Vectorising loops containing while loops

SIMT and the relationship/similarities with GPUs

Coming!

Vectors, units, lanes another attempt to clear up confusion

49

- Let's consider Intel's AVX512 instruction set and its implementation on Skylake processors (all this applies to other ISAs more or less).
- AV512 has 32 vector registers, each 512 bits long (called "zmm0"-"zmm31"). Each register can hold a vector eg a vector of 16 32-bit floats (or 8 64-bit doubles). A vector add instruction does element-wise vector addition on two vector registers, yielding a third 512-bit result. A vector FMA ("fused multiply-add") does r[0:15]+=a[0:15]*b[0:15] in one instruction.
- Some Skylake products have just one arithmetic unit for executing such instructions, but some fancy ones have two AVX512 vector execution units. The Skylake microarchitecture can issue up to about 4 instructions per cycle, so two out of every four instructions needs to be a vector FMA if you want to get maximum performance on such a machine.
- The word "lane" is used when you want to think about a sequence of vector instructions, but you want to focus on just one element at a time a vertical slice through the instruction sequence.
- The word "lane" refers to the same idea as what is sometimes called "single-instruction, multiple thread" (SIMT). This is how GPUs are programmed its the idea behind CUDA and OpenCL. Imagine a loop consisting of scalar (ie non-vector) instructions. That's the SIMT "view" of your code you see what is happening "lanewise". Now expand every instruction in the loop into a vector instruction so the loop does what it does on a vector of 16 lanes of data. This is the "SIMT->SIMD translation".
- SIMT to SIMD translation gets tricky if the loop body contains an if-then. For this, AVX512 uses the idea of "predication". For this purpose it has one-bit-per-lane predicate registers k0-k7. These registers can be used to control which lanes of a vector instruction are active and which lanes do nothing.

Summary Vectorisation Solutions

- 1. Indirectly through high-level libraries/code generators
- 2. Auto-vectorisation (eg use "-O3 –mavx2 –fopt-info" and hope it vectorises):
 - code complexity, sequential languages and practices get in the way
 - Give your compiler hints and hope it vectorises:
 - C99 "restrict" (implied in FORTRAN since 1956)
 - #pragma ivdep
- 3. Code explicitly:
 - In assembly language
 - SIMD instruction intrinsics
 - OpenMP 4.0 #pragma omp simd
 - Kernel functions:
 - OpenMP 4.0: #pragma omp declare simd
 - OpenCL or CUDA: more later

• Fun question if you like this sort of thing....

– What is "vzeroupper" for?



COMPILER EXPLORER Add • More •	++ Insights shows how compilers see your code × Sponsors intel PC-lint Since Share Other Policie	es 🔻
C++ source #1 ×	□ × x86-64 clang (trunk) (Editor #1, Compiler #1) C++ ×	⊐ ×
A- B +- V β ≯	C++ x86-64 clang (trunk)O3 -mavx	-
1 #include <string.h> 2</string.h>	A 🔻 🌣 Output 👻 🏹 Filter 👻 🗏 Libraries 🕂 Add new 👻 🖍 Add tool 👻	
3 void f(char* a, char* b) { 4 memcpy(a, b, 32); 5 }	1 f(char*, char*): # @f(char*, char*) 2 vmovups ymm0, ymmword ptr [rsi] 3 vmovups ymmword ptr [rdi], ymm0 4 vzeroupper	ar ger gelag.
	5 ret	
	C = Cutput (//0) x86-64 clang (trunk) ; - 520ms (86168)	