Advanced Computer Architecture

Chapter 8:

Vectors, vector instructions, vectorization and SIMD



November 2022

Paul H J Kelly

This section has contributions from Fabio Luporini (PhD & postdoc at Imperial, now CTO of DevitoCodes) and Luigi Nardi (ex Imperial and Stanford postdoc, now an academic at Lund University).

Course materials online at
http://www.doc.ic.ac.uk/~phjk/AdvancedCompArchitecture.html

Armejach, A., Caminal, H., Cebrian, J.M. *et al.* Using Arm's scalable vector extension on stencil codes. *J Supercomput* **76,** 2039–2062 (2020). https://doi.org/10.1007/s11227-019-02842-5

The plan

- Reducing Turing Tax
- Increasing instruction-level parallelism

- Roofline model: when does it matter?

- Vector instruction sets

- Automatic vectorization (and what stops it from working)
- How to make vectorization happen

- Lane-wise predication

- How are vector instructions actually executed?

- And then, in the next chapter: GPUs, and Single-Instruction Multiple Threads (SIMT)

Arithmetic Intensity

	Processor	Type	Peak GFLOP/s	Peak GB/s	Ops/Byte	Ops/Word
Intel	E5-2690 v3* SP	CPU	416	68	~6	~24
	E5-2690 v3 DP	CPU	208	68	~3	~24
NVIDIA	K40** SP	GPU	4,290	288	~15	~60
	K40 DP	GPU	1,430	288	~5	~40

If the hardware has high Ops/Word, some code is likely to be bound by operand delivery (SP: single-precision, 4B/word; DP: double-precision, 8B/word)

Arithmetic intensity: Ops/Byte of DRAM traffic



Hennessy and Patterson's Computer Architecture (5th ed.)

* E5-2690 v3 aka Haswell (launched 2014) ** Kepler (2013)

Roofline Model: Visual Performance Model

- Bound and bottleneck analysis (like Amdahl's law)
- Relates processor performance to off-chip memory traffic (bandwidth often the bottleneck)





Roofline: An Insightful Visual Performance Model for Floating-Point Programs and Multicore Architectures, Samuel Williams et al, CACM 2008

Roofline Model: Visual Performance Model



- **The ridge point offers insight into the computer's overall performance potential**
- **It tells you whether your application *should* limited by memory bandwidth, or by arithmetic capability**

Hennessy and Patterson's Computer Architecture (5th ed.)

Example from my research: Firedrake: single-node AVX512 performance



GFLOPs achieved for residual assembly for various element types, with polynomial degree ranging from 1-6

Firedrake implements a domain-specific language for partial differential equations – different equations, and different discretisations – have differeing arithmetic intensity:

mass - tri	helmholtz - tri	laplacian - tri	elasticity - tri	hyperelasticity - tri
mass - quad	helmholtz - quad	laplacian - quad	elasticity - quad	hyperelasticity - quad
mass - tet	helmholtz - tet	laplacian - tet	elasticity - tet	hyperelasticity - tet
mass - hex	helmholtz - hex	laplacian - hex	elasticity - hex	hyperelasticity - hex

[Skylake Xeon Gold 6130 (on all 16 cores, 2.1GHz, turboboost off, Stream: 36.6GB/s, GCC7.3 –march=native)]

A study of vectorization for matrix-free finite element methods, Tianjiao Sun et al
https://arxiv.org/abs/1903.08243

Vector instruction set extensions

- Example: Intel's AVX512
- Extended registers ZMM0-ZMM31, 512 bits wide
  - Can be used to store 8 doubles, 16 floats, 32 shorts, 64 bytes
  - So instructions are executed in parallel in 64,32,16 or 8 "lanes"
- Predicate registers k0-k7 (k0 is always true)
  - Each register holds a predicate *per operand* (per "lane")
  - So each k register holds (up to) 64 bits*
- Rich set of instructions operate on 512-bit operands

* k registers are 64 bits in the AVX512BW extension; the default is 16

AVX512: vector addition

- Assembler:
  - VADDPS zmm1 {k1}{z}, zmm2, zmm3
- In C the compiler provides “vector intrinsics” that enable you to emit specific vector instructions, eg:
  - res = _mm512_maskz_add_ps(k, a, b);
- Only lanes with their corresponding bit set in predicate register k1 (k above) are activated
- Two predication modes: *masking* and *zero-masking*
  - With “zero masking” (shown above), inactive lanes produce zero
  - With “masking” (omit “z” or “{z}”), inactive lanes do not overwrite their prior register contents

AVX512: vector addition

- Assembler:
  - VADDPS zmm1 {k1}{z}, zmm2, zmm3
- In C the compiler provides "vector intrinsics" that enable you to emit specific vector instructions, eg:
  - res = _mm512_maskz_add_ps(k, a, b);
- Only lanes with their corresponding bit in k1 are activated
- Two predication modes: *masking* and *zero-masking*
  - With "zero masking" (shown above), inactive lanes produce zero
  - With "masking" (omit "z" or "{z}"), inactive lanes do not overwrite their prior register contents

More formally…

```
FOR j←0 TO KL-1
   i←j * 32
   IF k1[j] OR *no writemask*
      THEN DEST[i+31:i]←SRC1[i+31:i] + SRC2[i+31:i]
      ELSE
         IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
            ELSE ; zeroing-masking
               DEST[i+31:i] ← 0
         FI
   FI;
ENDFOR;
```

Can we get the compiler to vectorise?



In sufficiently simple cases, no problem:

Gcc reports:

test.c:6:3: note: loop vectorized

Secure | https://godbolt.org

Compiler Explorer | Editor | Diff View | More | Share | Other

C++ source #1

Save/Load | Add new... | C++

```
1  float  c[1024];
2  float  a[1024];
3  float  b[1024];
4  void add (int N)
5  {
6    for (int i=0; i < N; i++)
7      c[i]=a[i]+b[i];
8  }
```

x86-64 gcc 5.4 (Editor #1, Compiler #1) C++

x86-64 gcc 5.4 | -O3 -fopt-info | 11010 | .LX0: | .text | // | \s+ | Intel | Demangle | Libraries | Add new...

```
1  _Z3addi:
2        testl   %edi, %edi
3        jle     .L1
4        leal    -4(%rdi), %edx
5        leal    -1(%rdi), %ecx
6        shrl    $2, %edx
7        addl    $1, %edx
8        cmpl    $2, %ecx
9        leal    0(,%rdx,4), %eax
10       jbe     .L9
11       xorl    %ecx, %ecx
12       xorl    %esi, %esi
13 .L5:
14       movaps  a(%rcx), %xmm0
15       addl    $1, %esi
16       addq    $16, %rcx
17       addps   b-16(%rcx), %xmm0
18       movaps  %xmm0, c-16(%rcx)
19       cmpl    %esi, %edx
20       ja      .L5
21       cmpl    %edi, %eax
22       je      .L12
23 .L3:
24       movslq  %eax, %rdx
25       movss   b(,%rdx,4), %xmm0
26       addss   a(,%rdx,4), %xmm0
27       movss   %xmm0, c(,%rdx,4)
28       leal    1(%rax), %edx
29       cmpl    %edx, %edi
30       jle     .L1
31       movslq  %edx, %rdx
32       addl    $2, %eax
33       movss   a(,%rdx,4), %xmm0
34       cmpl    %eax, %edi
35       addss   b(,%rdx,4), %xmm0
36       movss   %xmm0, c(,%rdx,4)
37       jle     .L1
38       cltq
39       movss   a(,%rax,4), %xmm0
40       addss   b(,%rax,4), %xmm0
41       movss   %xmm0, c(,%rax,4)
42       ret
43 .L1:
44       rep ret
45 .L12:
46       rep ret
47 .L9:
48       xorl    %eax, %eax
49       jmp     .L3
50 b:
51       .zero   4096
52 a:
53       .zero   4096
54 c:
55       .zero   4096
```

Basically the same vectorised code as before

Three copies of the non-vectorised loop body to mop up the additional iterations in case N is not divisible by 4

If the trip count is not known to be divisible by 4:

gcc reports:
test.c:6:3: note: loop vectorized
test.c:6:3: note: loop turned into non-loop; it never loops.
test.c:6:3: note: loop with 3 iterations completely unrolled

Output (0/3) | g++ (GCC-Explorer-Build) 5.4.0 - 377ms (5760B)

Compiler Explorer Editor Diff View More Share Other

C++ source #1

```
1  void add(float *__restrict__ c,
2           float *__restrict__ a,
3           float *__restrict__ b,
4           int N)
5  {
6    for (int i=0; i <= N; i++)
7      c[i]=a[i]+b[i];
8  }
```

x86-64 gcc 5.4 (Editor #1, Compiler #1) C++

x86-64 gcc 5.4 -O3 -fopt-info

```
_Z3addPfS_S_i:
        testl   %ecx, %ecx
        pushq   %r13
        pushq   %r12
        pushq   %rbp
        pushq   %rbx
        js      .L1
        movq    %rsi, %rax
        leal    1(%rcx), %r9d
        andl    $15, %eax
        shrq    $2, %rax
        negq    %rax
        andl    $3, %eax
        cmpl    %r9d, %eax
        cmovae  %r9d, %eax
        cmpl    $4, %r9d
        ja      .L23
        movl    %r9d, %eax
.L3:
        movss   (%rsi), %xmm0
        cmpl    $1, %eax
        movl    $1, %r8d
        addss   (%rdx), %xmm0
        movss   %xmm0, (%rdi)
        je      .L5
        movss   4(%rsi), %xmm0
        cmpl    $2, %eax
        movl    $2, %r8d
        addss   4(%rdx), %xmm0
        movss   %xmm0, 4(%rdi)
        je      .L5
        movss   8(%rsi), %xmm0
        cmpl    $3, %eax
        movl    $3, %r8d
        addss   8(%rdx), %xmm0
        movss   %xmm0, 8(%rdi)
        je      .L5
        movss   12(%rsi), %xmm0
        movl    $4, %r8d
        addss   12(%rdx), %xmm0
        movss   %xmm0, 12(%rdi)
.L5:
        cmpl    %eax, %r9d
        je      .L1
.L4:
        subl    %eax, %r9d
        movl    %ecx, %ebx
        movl    %eax, %r11d
        leal    -4(%r9), %r10d
        subl    %eax, %ebx
        shrl    $2, %r10d
        addl    $1, %r10d
        cmpl    $2, %ebx
        leal    0(,%r10,4), %ebp
        jbe     .L7
        leaq    0(,%r11,4), %rax
        xorl    %ebx, %ebx
        leaq    (%rsi,%rax), %r13
        leaq    (%rdx,%rax), %r12
        leaq    (%rdi,%rax), %r11
        xorl    %eax, %eax
.L9:
        movups  (%r12,%rax), %xmm0
        addl    $1, %ebx
        addps   0(%r13,%rax), %xmm0
        movups  %xmm0, (%r11,%rax)
        addq    $16, %rax
        cmpl    %ebx, %r10d
        ja      .L9
        addl    %ebp, %r8d
        cmpl    %ebp, %r9d
        je      .L1
.L7:
        movslq  %r8d, %rax
        movss   (%rsi,%rax,4), %xmm0
        addss   (%rdx,%rax,4), %xmm0
        movss   %xmm0, (%rdi,%rax,4)
        leal    1(%r8), %eax
        cmpl    %eax, %ecx
        jl      .L1
        cltq
        addl    $2, %r8d
        movss   (%rsi,%rax,4), %xmm0
        cmpl    %r8d, %ecx
        addss   (%rdx,%rax,4), %xmm0
        movss   %xmm0, (%rdi,%rax,4)
        jl      .L1
        movslq  %r8d, %r8
        movss   (%rsi,%r8,4), %xmm0
        addss   (%rdx,%r8,4), %xmm0
        movss   %xmm0, (%rdi,%r8,4)
.L1:
        popq    %rbx
        popq    %rbp
        popq    %r12
        popq    %r13
        ret
.L23:
        testl   %eax, %eax
        jne     .L3
        xorl    %r8d, %r8d
        jmp     .L4
```

Three copies of the non-vectorised loop body to align the start address of the vectorised code on a 32-byte boundary

Basically the same vectorised code as before

Three copies of the non-vectorised loop body to mop up the additional iterations in case N is not divisible by 4

If the alignment of the operand pointers is not known:

gcc reports:
test.c:6:3: note: loop vectorized
test.c:6:3: note: loop peeled for vectorization to enhance alignment
test.c:6:3: note: loop turned into non-loop; it never loops.
test.c:6:3: note: loop with 3 iterations completely unrolled
test.c:1:6: note: loop turned into non-loop; it never loops.
test.c:1:6: note: loop with 4 iterations completely unrolled

Output (0/6) g++ (GCC-Explorer-Build) 5.4.0 - 578ms (6934B)

Compiler Explorer Editor Diff View More Share Other

C++ source #1

Save/Load Add new... C++

```
1 void add(float *c,
2          float *a,
3          float *b,
4          int N)
5 {
6   for (int i=0; i <= N; i++)
7     c[i]=a[i]+b[i];
8 }
```

x86-64 gcc 5.4 (Editor #1, Compiler #1) C++

x86-64 gcc 5.4 -O3 -fopt-info

11010 LX0: .text // \s+ Intel Demangle Libraries Add new...

```
_Z3addPfS_S_i:
        testl   %ecx, %ecx
        js      .L27
        leaq    16(%rsi), %rax
        leaq    16(%rdi), %r10
        leal    -1(%rcx), %r9d
        cmpq    %rax, %rdi
        setnb   %r8b
        cmpq    %r10, %rsi
        setnb   %al
        orl     %eax, %r8d
        leaq    16(%rdx), %rax
        cmpq    %rax, %rdi
        setnb   %r11b
        cmpq    %r10, %rdx
        setnb   %al
        orl     %r11d, %eax
        testb   %al, %r8b
        je      .L3
        cmpl    $8, %r9d
        jbe     .L3
        movq    %rsi, %rax
        pushq   %r13
        pushq   %r12
        andl    $15, %eax
        pushq   %rbp
        pushq   %rbx
        shrq    $2, %rax
        negq    %rax
        andl    $3, %eax
        cmpl    %r9d, %eax
        cmovae  %r9, %rax
        xorl    %r8d, %r8d
        testl   %eax, %eax
        je      .L4
        movss   (%rsi), %xmm0
        cmpl    $1, %eax
        movl    $1, %r8d
        addss   (%rdx), %xmm0
        movss   %xmm0, (%rdi)
        je      .L4
        movss   4(%rsi), %xmm0
        cmpl    $2, %eax
        movl    $2, %r8d
        addss   4(%rdx), %xmm0
        movss   %xmm0, 4(%rdi)
        je      .L4
        movss   8(%rsi), %xmm0
        movl    $3, %r8d
        addss   8(%rdx), %xmm0
        movss   %xmm0, 8(%rdi)
.L4:
        subl    %eax, %r9d
        sall    $2, %eax
        xorl    %r10d, %r10d
        leal    -4(%r9), %r11d
        leaq    (%rsi,%rax), %r13
        leaq    (%rdx,%rax), %r12
        xorl    %ebx, %ebx
        addq    %rdi, %rax
        shrl    $2, %r11d
        addl    $1, %r11d
        leal    0(,%r11,4), %ebp
.L7:
        movups  (%r12,%r10), %xmm0
        addl    $1, %ebx
        addps   0(%r13,%r10), %xmm0
        movups  %xmm0, (%rax,%r10)
        addq    $16, %r10
        cmpl    %r11d, %ebx
        jb      .L7
        addl    %ebp, %r8d
        cmpl    %ebp, %r9d
        je      .L11
        movslq  %r8d, %rax
        movss   (%rsi,%rax,4), %xmm0
        addss   (%rdx,%rax,4), %xmm0
        movss   %xmm0, (%rdi,%rax,4)
        leal    1(%r8), %eax
        cmpl    %eax, %ecx
        jl      .L11
        cltq
        addl    $1, %r8d
        movss   (%rsi,%rax,4), %xmm0
        cmpl    %r8d, %ecx
        addss   (%rdx,%rax,4), %xmm0
        movss   %xmm0, (%rdi,%rax,4)
        jl      .L11
        movslq  %r8d, %rax
        movss   (%rsi,%rax,4), %xmm0
        addss   (%rdx,%rax,4), %xmm0
        movss   %xmm0, (%rdi,%rax,4)
.L11:
        popq    %rbx
        popq    %rbp
        popq    %r12
        popq    %r13
.L27:
        rep ret
.L3:
        xorl    %eax, %eax
.L12:
        movss   (%rsi,%rax,4), %xmm0
        addss   (%rdx,%rax,4), %xmm0
        movss   %xmm0, (%rdi,%rax,4)
        addq    $1, %rax
        cmpl    %eax, %ecx
        jge     .L12
        rep ret
```

Output (0/7) g++ (GCC-Explorer-Build) 5.4.0 - 464ms (7111B)

Check whether the memory regions pointed to by c, b and a might overlap

Three copies of the non-vectorised loop body to align the start address of the vectorised code on a 32-byte boundary

Basically the same vectorised code as before

Three copies of the non-vectorised loop body to mop up the additional iterations in case N is not divisible by 4

Non-vector version of the loop for the case when c might overlap with a or b

If the pointers might be aliases:

gcc reports:
test.c:6:3: note: loop vectorized
test.c:6:3: note: loop versioned for vectorization because of possible aliasing
test.c:6:3: note: loop peeled for vectorization to enhance alignment
test.c:6:3: note: loop turned into non-loop; it never loops.
test.c:6:3: note: loop with 3 iterations completely unrolled
test.c:1:6: note: loop turned into non-loop; it never loops.
test.c:1:6: note: loop with 3 iterations completely unrolled

What to do if the compiler just won't vectorise your loop? Option #1: **ivdep pragma**

```
void add (float *c, float *a, float *b)
{
 #pragma ivdep
    for (int i=0; i <= N; i++)
       c[i]=a[i]+b[i];
}
```

IVDEP (Ignore Vector DEPendencies) compiler hint.
Tells compiler "Assume there are no loop-carried dependencies"

This tells the compiler vectorisation is *safe*: it might still not vectorise

What to do if the compiler just won't vectorise your loop? Option #2: **OpenMP 4.0 pragmas**

loopwise:

```
void add (float *c, float *a, float *b)
{
 #pragma omp simd
    for (int i=0; i <= N; i++)
       c[i]=a[i]+b[i];

}
```

Indicates that the loop can be transformed into a SIMD loop
(i.e. the loop can be executed concurrently using SIMD instructions)

functionwise:

```
#pragma omp declare simd
void add (float *c, float *a, float *b)
{
       *c=*a+*b;

}
```

"declare simd" can be applied to a function to enable SIMD instructions at the function level from a SIMD loop

Tells compiler "vectorise this code". It might still not do it…

Source: http://www.openmp.org/mp-documents/OpenMP4.0.0.pdf

What to do if the compiler just won't vectorise your loop? Option #2: SIMD intrinsics:

```
void add (float *c, float *a, float *b)
{
        __m128* pSrc1 = (__m128*) a;
        __m128* pSrc2 = (__m128*) b;
        __m128* pDest = (__m128*) c;
    for (int i=0; i <= N/4; i++)
       *pDest++ = _mm_add_ps(*pSrc1++, *pSrc2++);
}
```

Vector instruction lengths are hardcoded in the data types and intrinsics

This tells the compiler which specific vector instructions to generate. This time it really will vectorise!

What to do if the compiler just won't vectorise your loop? Option #3: SIMT

Basically… think of each lane as a thread

Or: vectorise an *outer* loop:

```
#pragma omp simd
for (int i=0; i<N; ++i) {
  if(){…} else {…}
  for (int j=….) {…}
  while(…) {…}
  f(…)
}
```

In the body of the vectorised loop, each lane executes a different iteration of the loop – *whatever* the loop body code does

Use predication to handle:

- nested if-then-else
- While loops
- For loops
- Function calls

More later – when we look at GPUs


godbolt.org
COMPILER EXPLORER
Add...
More
Watch C++ Weekly to learn new C++ features
Share
Other
Policies
C source #1
Save/Load
Add new...
Vim
C
// icc: -xCORE-AVX512 -qopt-zmm-usage=high -qo
#define ALIGN __attribute__ ((aligned (64)))
//#define ALIGN
float ALIGN c[1024];
float ALIGN a[1024];
float ALIGN b[1024];
void add ()
{
for (int i=0; i < 1024; i++)
c[i]=a[i]+b[i];
}
x86-64 icc 19.0.1 (Editor #1, Compiler #1) C
x86-64 icc 19.0.1
-xCORE-AVX512 -qopt-zmm-usage=h
11010
./a.out
.LX0:
lib.f:
.text
//
\s+
Intel
Demangle
Libraries
Add new...
Add tool...
add:
xor eax, eax
..B1.2: # Preds ..B1.2 ..B1.1
vmovups zmm0, ZMMWORD PTR [a+rax*4]
vaddps zmm1, zmm0, ZMMWORD PTR [b+rax*4]
vmovups ZMMWORD PTR [c+rax*4], zmm1
add rax, 16
cmp rax, 1024
jb ..B1.2 # Prob 99%
vzeroupper
ret
Output (0/0)
x86-64 icc 19.0.1
- 679ms (8614B)
#1 with x86-64 icc 19.0.1
Wrap lines
Compiler returned: 0



Indirection: b[ind[]]

We have a register containing a vector of pointers

We need a “gather” instruction:

- A vector load
- That loads from a different address in each lane

(how can this be implemented efficiently??)


godbolt.org
COMPILER EXPLORER
Add...
More
Watch C++ Weekly to learn new C++ features
Share
Other
Policies
C source #1
Save/Load
Add new...
Vim
C
// icc: -xCORE-AVX512 -qopt-zmm-usage=high -qo
#define ALIGN __attribute__ ((aligned (64)))
//#define ALIGN
float ALIGN c[1024];
float ALIGN a[1024];
float ALIGN b[1024];
void add ()
{
for (int i=0; i < 1024; i++)
// if (a[i]!=0.0)
c[i]=a[i]+b[i];
}
x86-64 icc 19.0.1 (Editor #1, Compiler #1) C
x86-64 icc 19.0.1
-xCORE-AVX512 -qopt-zmm-usage=h
11010
./a.out
.LX0:
lib.f:
.text
//
\s+
Intel
Demangle
Libraries
Add new...
Add tool...
add:
xor eax, eax
..B1.2: # Preds ..B1.2 ..B1.1
vmovups zmm0, ZMMWORD PTR [a+rax*4]
vaddps zmm1, zmm0, ZMMWORD PTR [b+rax*4]
vmovups ZMMWORD PTR [c+rax*4], zmm1
add rax, 16
cmp rax, 1024
jb ..B1.2 # Prob 99%
vzeroupper
ret
Output (0/0)
x86-64 icc 19.0.1
- 1086ms (8614B)
#1 with x86-64 icc 19.0.1
Wrap lines
Compiler returned: 0



Conditional: a[i]!=0.0

We have a register containing a vector of Boolean predicates

We use a *predicated* vector instruction

Lanes with inactive predicates are idle

Vector execution alternatives

Implementation may execute n-wide vector operation with an n-wide ALU – or maybe in smaller, m-wide blocks

- **vector pipelining:**
  - **Consider a simple static pipeline**
  - **Vector instructions are executed serially, element-by-element, using a pipelined FU – or in n-wide chunks if your FU is n-wide**
  - **We have several pipelined Fus**
  - **"vector chaining" – each word is forwarded to the next instruction as soon as it is available**
  - **FUs form a long pipelined chain**
- **uop decomposition:**
  - **Consider a dynamically-scheduled o-o-o machine**
  - **Each n-wide vector instruction is split into m-wide uops at decode time**
  - **The dynamic scheduling execution engine schedules their execution, possibly across multiple FUs**
  - **They are committed together**

source: http://www.inf.ed.ac.uk/teaching/courses/pa/Notes/lecture11-vector.pdf

Vector pipelining – "chaining"



- Vector FUs are 8-wide - each 32-wide vector instruction is executed in 4 blocks
- Forwarding is implemented block-by-block
- So memory, mul, add and store are chained together into one continuously-active pipeline

Uop decomposition - example

AMD Jaguar

- **Low-power 2-issue dynamically-scheduled processor core**
- **Supports AVX-256 ISA**
- **Has two 128-bit vector ALUs**

- **256-bit AVX instructions are split into two 128-bit uops, which are scheduled independently**
- **Until retirement**

- **A "zero-bit" in the rename table marks a register which is known to be zero**
- **So no physical register is allocated and no redundant computation is done**



Figure from http://www.realworldtech.com/jaguar/4/ which includes more detail

SIMD Architectures: discussion

- **Reduced Turing Tax: more work, fewer instructions**
- **Relies on compiler or programmer**

- **Simple loops are fine, but many issues can make it hard**
- **“lane-by-lane” predication allows conditionals to be vectorised, but branch divergence may lead to poor utilisation**
- **Indirections can be vectorised on some machines (vgather, vscatter) but remain hard to implement efficiently unless accesses happen to fall on a small number of distinct cache lines**

- **Vector ISA allows broad spectrum of microarchitectural implementation choices**
- **Intel’s vector ISA has grown enormous as vector length has been successively increased**
- **ARM’s “scalable vector extension” (SVE) is an ISA design that hides the vector length (by using a special loop branch)**

Topics we have not had time to cover

- **ARM's SVE, RISCV vector extensions:**
  - **a vector ISA that achieves binary compatibility across machines with different vector width and uop decomposition**
- **Matrix registers and matrix instructions**
  - **Eg Nvidia's "tensor cores"**
- **Exotic vector instructions**
  - **Collision detect (how to vectorise, for example, histogramming)**
  - **Permutations**
  - **Complex arithmetic**
- **Pipelined vector architectures:**
  - **The classical vector supercomputer**
- **Whole-function vectorisation, ISPC, SIMT**
  - **Vectorising nested conditionals**
  - **Vectorising non-innermost loops**
  - **Vectorising loops containing while loops**
- **SIMT and the relationship/similarities with GPUs**
  - **Coming!**

Vectors, units, lanes

another attempt to clear up confusion

- Let's consider Intel's AVX512 instruction set and its implementation on Skylake processors (all this applies to other ISAs more or less).

- AV512 has 32 vector registers, each 512 bits long (called "zmm0"-"zmm31"). Each register can hold a vector - eg a vector of 16 32-bit floats (or 8 64-bit doubles). A vector add instruction does element-wise vector addition on two vector registers, yielding a third 512-bit result. A vector FMA ("fused multiply-add") does r[0:15]+=a[0:15]*b[0:15] in one instruction.

- Some Skylake products have just one arithmetic unit for executing such instructions, but some fancy ones have two AVX512 vector execution units. The Skylake microarchitecture can issue up to about 4 instructions per cycle, so two out of every four instructions needs to be a vector FMA if you want to get maximum performance on such a machine.

- The word "lane" is used when you want to think about a sequence of vector instructions, but you want to focus on just one element at a time - a vertical slice through the instruction sequence.

- The word "lane" refers to the same idea as what is sometimes called "single-instruction, multiple thread" (SIMT). This is how GPUs are programmed - its the idea behind CUDA and OpenCL. Imagine a loop consisting of scalar (ie non-vector) instructions. That's the SIMT "view" of your code - you see what is happening "lanewise". Now expand every instruction in the loop into a vector instruction - so the loop does what it does on a vector of 16 lanes of data. This is the "SIMT->SIMD translation".

- SIMT to SIMD translation gets tricky if the loop body contains an if-then. For this, AVX512 uses the idea of "predication". For this purpose it has one-bit-per-lane predicate registers k0-k7. These registers can be used to control which lanes of a vector instruction are active and which lanes do nothing.

Summary Vectorisation Solutions

1. Indirectly through high-level libraries/code generators
2. Auto-vectorisation (eg use "-O3 –mavx2 –fopt-info" and hope it vectorises):
   - code complexity, sequential languages and practices get in the way
   - Give your compiler hints and hope it vectorises:
   - C99 "restrict" (implied in FORTRAN since 1956)
   - #pragma ivdep
3. Code explicitly:
   - In assembly language
   - SIMD instruction intrinsics
   - OpenMP 4.0 #pragma omp simd
   - Kernel functions:
     - OpenMP 4.0: #pragma omp declare simd
     - OpenCL or CUDA: more later

- Fun question if you like this sort of thing….
  - What is “vzeroupper” for?

```
1   add:
2           xor         eax, eax
3   ..B1.2:                         # Preds ..B1.2 ..B1.1
4           vmovups     zmm0, ZMMWORD PTR [a+rax*4]
5           vaddps      zmm1, zmm0, ZMMWORD PTR [b+rax*4]
6           vmovups     ZMMWORD PTR [c+rax*4], zmm1
7           add         rax, 16
8           cmp         rax, 1024
9           jb          ..B1.2          # Prob 99%
10          vzeroupper
11          ret
```