Advanced Computer Architecture Chapter 10 – Multicore, parallel, and cache coherency

Part 2:

Cache coherency protocols - "snooping"

November 2023 Paul H J Kelly

These lecture notes are partly based on the course text, Hennessy and Patterson's Computer Architecture, a quantitative approach (3<sup>rd</sup>, 4<sup>th</sup> and 5<sup>th</sup> eds), and on the lecture slides of David Patterson, John Kubiatowicz and Yujia Jin at Berkeley

Hennessy and Patterson 6<sup>th</sup> ed: Section 5.2, pp377

## What you should get from this

Parallel systems architecture is a vast topic, and we can only scratch the surface. The critical things I hope you will learn from this very brief introduction are:

- Why power considerations motivate multicore
- Why is shared-memory parallel programming attractive?
  - How is dynamic load-balancing implemented?
  - Why is distributed-memory parallel programming harder but more likely to yield robust performance?
- What is the cache coherency problem
  - There is a design-space of "snooping" protocols based on broadcasting invalidations and requests
- How are atomic operations and locks implemented?
  - Eg load-linked, store conditional
- What is sequential consistency?


N

Part

Why might you prefer a memory model with weaker consistency?


For larger systems, some kind of "directory" is needed to avoid/reduce the broadcasting

## Implementing shared memory: multiple caches




Suppose processor 0 loads memory location X

**X** is fetched from main memory and allocated into processor 0's cache(s)




Suppose processor 1 loads memory location X


X is fetched from main memory and allocated into processor 1's cache(s) as well



- Suppose processor 0 stores to memory location X
- Processor 0's cached copy of X is updated
- Processor 1 continues to used the old value of X



- Suppose processor 2 loads memory location X
- How does it know whether to get x from main memory, processor 0 or processor 1?



Two issues:

- How do you know where to find the latest version of the cache line?
- How do you know when you can use your cached copy and when you have to look for a more up-to-date version?

Cache consistency (aka cache coherency)<sup>12</sup>

- 🕨 Goal (?):
  - "Processors should not continue to use out-of-date data indefinitely"
- 🕨 Goal (?):
  - "Every load instruction should yield the result of the most recent store to that address"

### Goal (?): (definition: **Sequential Consistency**)

"the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program"

> (Leslie Lamport, "How to make a multiprocessor computer that correctly executes multiprocess programs" (IEEE Trans Computers Vol.C-28(9) Sept 1979)

Two pages. 3,300 citations. 70 citations in 2020... https://en.wikipedia.org/wiki/Leslie Lamport

### Implementing Strong Consistency: update

- How about when a store to address x occurs, we update all the remote cached copies?
- To do this we need either:
  - To broadcast every store to every remote cache
  - Or to keep a list of which remote caches hold the cache line
  - Or at least keep a note of whether there are any remote cached copies of this line ("SHARED" bit per line)

But first...how well does this update idea work? Implementing Strong Consistency: update...

### Problems with update


- 1. What about if the cache line is several words long?
  - Each update to each word in the line leads to a broadcast
- 2. What about old data which other processors are no longer interested in?
  - We'll keep broadcasting updates indefinitely...
  - Do we really have to broadcast every store?
  - It would be nice to know that we have exclusive access to the cacheline so we don't have to broadcast updates...

## A more cunning plan... invalidation<sup>15</sup>

- Suppose instead of *updating* remote cache lines, we *invalidate* them all when a store occurs?
- After the first write to a cache line we know there are no remote copies – so subsequent writes don't lead to communication

After invalidation we know we have the only copy

- Is invalidate always better than update?
  - Often
  - But not if the other processors really need the new data as soon as possible
- To exploit this, we need a couple of bits for each cache line to track its sharing state
- (analogous to write-back vs write-through caches)



Snooping cache controller has to monitor all bus transactions

And check them against the tags of its cache(s)

# Each cacheline can be in one of four states:

- INVALID
- VALID : clean, potentially shared, unowned
- SHARED-DIRTY : modified, possibly shared, owned
- DIRTY : modified, only copy, owned

#### Read hits are easy. The interesting cases are:


- Read miss:
  - We broadcast the request on the bus
  - If another cache has the line in SHARED-DIRTY or DIRTY,
    - it supplies it
    - It sets its line's state to SHARED-DIRTY. We set our copy to VALID
  - Otherwise
    - the line comes from memory. The state of the
    - line is set to VALID

• Write hit:


### Idea: When a store to this cacheline occurs.

The "Berkeley" Protocol

- this cacheline occurs, broadcast an invalidation on the bus unless the cache line is exclusively "owned" (DIRTY)
- No action if line is DIRTY
- If VALID or SHARED-DIRTY,
  - an invalidation is sent, and
  - the local state set to DIRTY
- Write miss:
  - Line comes from owner (as with read miss).
  - All other copies set to INVALID, and line in requesting cache is set to DIRTY



- 1. INVALID
- 2. VALID: clean, potentially shared, unowned
- 3. SHARED-DIRTY: modified, possibly shared, owned
- 4. DIRTY: modified, only copy, owned



- 2. VALID: clean, potentially shared, unowned
- 3. SHARED-DIRTY: modified, possibly shared, owned
- 4. DIRTY: modified, only copy, owned

When a core requests a line but no core holds it, it is supplied from main memory (no "owner")


### The job of the cache controller - snooping

- The protocol state transitions are implemented by the cache controller which "snoops" all the bus traffic
- Transitions are triggered either by
  - the bus (Bus invalidate, Bus write miss, Bus read miss)
  - The CPU (Read hit, Read miss, Write hit, Write miss)
- For every bus transaction, it looks up the directory (cache line state) information for the specified address
  - If this processor holds the only valid data (DIRTY), it responds to a "Bus read miss" by providing the data to the requesting CPU
  - If the memory copy is out of date, one of the CPUs will have the cache line in the SHARED-DIRTY state (because it updated it last) – so must provide data to requesting CPU
  - State transition diagram doesn't show what happens when a cache line is displaced...

## Berkeley protocol - summary<sup>23</sup>

- Invalidate is usually better than update
- Cache line state "DIRTY" bit records whether remote copies exist
  - If so, remote copies are invalidated by broadcasting message on bus cache controllers snoop all traffic
- Where to get the up-to-date data from?
  - Broadcast read miss request on the bus
  - If this CPU's copy is DIRTY, it responds
  - If no cache copies exist, main memory responds
  - If several copies exist, the CPU which holds it in "SHARED-DIRTY" state responds
  - If a SHARED-DIRTY cache line is displaced, ... need a plan
- How well does it work?
  - See extensive analysis in Hennessy and Patterson

#### There is a design-space of snooping cache protocols...



## Implementing Snooping Caches

- All processors must be on the bus, with access to both addresses and data
- Processors continuously snoop on address bus
  - If address matches tag, either invalidate or update
- Since every bus transaction checks cache tags, there could be contention between bus and CPU access:
  - solution 1: duplicate set of tags for L1 caches just to allow checks in parallel with CPU
  - solution 2: Use the L2 cache to "filter" invalidations
    - If everything in L1 is also in L2 (multi-level inclusion)
    - Then we only have to check L1 if the L2 tag matches
  - Many systems enforce cache inclusivity
    - Constrains cache design block size, associativity
    - Alternative: snoop filter performance-variability-on-intel-xeon-platinum-8160-processors/)