Concluding – Advanced Computer Architecture 2023 and beyond

- This brings Adv Comp Arch 2022-2023 to a close
- 2022 marks this course's 27th year
- How do you think this course will have to change for
 - 2023-2024?
 - **2027?**
 - **2030?**
 - The end of your career?
- Which parts are wrong? Misguided? Irrelevant?
- Where is the scope for theory?

Advanced Computer Architecture Chapter 11

Wrapping up


Directions for improving the course

Theoretical computer architecture

November 2022 Paul H J Kelly

Computer architecture – the future?





- Where we have to account for fundamental costs
- Where architectural efficiency is paramount
- Where algorithms (in software and hardware) are paramount



- Computing at the end of Moore's Law
- Asympotics versus reality
- Latency hiding in sequential machines with pipelined memory
 - Under what conditions can you hide latency, so performance is independent of RAM size?
 - Decoupling, address depth
- Latency hiding in parallel machines
 - Can you do this in a parallel machine?
- Models of computation for sequential computing
 - Counting FLOPs isn't enough: can we reason abstractly about the metrics that matter?
 - Uniform memory hierarchy: distinguishing cache-efficient algorithms
 - Cache-oblivious algorithms

- VLSI models; Area-time tradeoffs
- BSP, Parallel memory hierarchy (PMH)
- PRAM emulation; Ranade's machine (combining, randomisation, two-phase random routing)
- Caches: LRU stacks, cache obliviousness, AC/DC and the Bellman equation?
- Competitive strategies: spinlocks, paging, victim caches
- Some key algorithms: sorting, FFT, prefix scan, sparse matrixvector multiply, geometric multigrid, parallel graph search
- Communication-avoiding algorithms
- Physical fundamentals: "plenty of room at the bottom", noise, reliability, reversibility
- Frontier questions
 - Why is the physical universe such a bad platform for simulating the physical universe?

Topics we should try to include...

- Transactional memory and lock elision (and speculative cache updates)
- Datacentre architecture
- More on cache-coherency protocols
- More on memory system architecture stacked, processor-in-memory, non-volatile
- More on predictors I-prefetch, D-prefetch, aliasing predictors
- More on power principles, mitigations
- Dark silicon
- Architectures for neural networks
- More on graphics aspects of GPU architecture
- More on performance optimisation methodology and tools
- Compiler topics eg loop optimisation, instruction scheduling
- More on security? CHERI? Control-flow integrity? Enclaves?
- More on more side-channel vulnerabilities
- Less of...?
- Better explanation of?
- Your ideas?