

Run-Time Integration of Reconfigurable Video Processing Systems

Pete Sedcole, *Member, IEEE*, Peter Y. K. Cheung, *Senior Member, IEEE*, George A. Constantinides, *Member, IEEE*, and Wayne Luk, *Member, IEEE*

Abstract—Embedded systems in field-programmable gate arrays (FPGAs) can be customized and adaptive if assembled from modular components at run time. This paper examines realizing run-time system assembly by extension of platform-based design. Two major challenges are addressed in this paper. First, the design of a reconfigurable platform architecture suitable for run-time system assembly is described. Different systems are constructed by integrating the platform architecture with different modular components, which employ the communication infrastructure supplied by the platform in order to interact. Second, where on-chip communications channels use shared media, we propose techniques for modeling the intermodule communication behavior based on statistical time-division multiplexing. The proposed techniques enable system designers to guarantee that logical communication requirements between the adjunct modules can be satisfied by the infrastructure. An in-depth analysis is presented and then verified with cycle-accurate simulations for an example reconfigurable platform for real-time video applications.

Index Terms—Adaptive systems, bus architecture, design automation, field-programmable gate arrays (FPGAs), on-chip communication, platform-based design, reconfigurable architectures, video processing.

I. INTRODUCTION

THROUGH continuous effort and innovation, the semiconductor industry has maintained an unrelenting increase in VLSI transistor density over the last several decades. The pace of the transistor density increase has not been matched by corresponding advances in designer productivity, causing design costs to spiral upwards and threatening the continuation of the semiconductor roadmap [1]. To ameliorate this situation, new design methodologies have emerged to exploit a greater degree of design reuse, primarily through extensive, planned reuse of design focused around a standardized bus architecture, an approach known as platform-based design [2], [3]. Derivative systems are built by integrating a basic platform architecture kernel with a specific set of modules, which interact using the communication infrastructure defined by the kernel. Derivatives have a lower integration design effort than *ad hoc* block-based reuse, mainly due to the reduced design complexity of intermodular

communication. While the initial development effort of the platform kernel may be high, this can be amortized over a number of derivatives resulting in overall lower design cost.

The user-exposed transistor density of field-programmable gate arrays (FPGAs) inevitably lags behind that of application-specific integrated circuits (ASICs). Nevertheless, modern FPGAs are now reaching gate counts where design productivity is becoming a bottleneck, leading to the application of platform-based design techniques to reconfigurable systems [4]. However, a significant difference exists between FPGA and ASIC platform-based design; whereas ASIC derivative designs are necessarily fixed at design-time, the reconfigurability of FPGAs engenders the possibility of derivative designs generated and integrated at run time. This we have termed *late integration* [5]. One of the most significant challenges in achieving late integration is the resolution of logical intermodular communication channels onto finite on-chip interconnect resources. The advantage of late integration is that it enables an instance of a system to be customized to the environment in which it is deployed and adaptable to changes in the environment. Increasing the customization of reconfigurable derivatives partly mitigates the reduced performance of FPGA-based designs compared to ASIC implementations.

For example, consider a video processing system for intelligent tracking surveillance cameras deployed in two situations: one monitoring an underground car parking garage and the other a busy street. The type and quantity of scene activity in the two situations are quite different; moreover, the lighting and conditions in the street scene are time-variant. Depending on the instantaneous operating conditions, different algorithms are required for optimal results; an ASIC derivative must be generic enough to support all possible algorithms (whether or not a particular algorithm is ever invoked), whereas an automated reconfigurable platform can, by monitoring the environment, selectively instantiate the momentarily optimal algorithms for the conditions.

One can view platform-based design as the application of constraints to the design space in order to simplify the integration effort of derivative designs. In reconfigurable platform-based design employing late integration, further restrictions are made, particularly with regard to on-chip communication, such that the integration phase is simple enough to be automated. Therefore, it is necessary to determine which (conventional derivative) design tasks may be reasonably performed automatically at run time. The remaining design tasks must then be incorporated into the development of the reconfigurable platform architecture.

Manuscript received July 27, 2006; revised January 19, 2007. This work was supported in part by the Commonwealth Scholarship Commission, by the New Zealand Vice Chancellors' Committee, and by the U.K. Engineering and Physical Sciences Research Council under Grant EP/C549481/1.

P. Sedcole, P. Y. K. Cheung, and G. A. Constantinides are with the Department of Electrical and Electronic Engineering, Imperial College London, London SW7 2BT, U.K.

W. Luk is with the Department of Computing, Imperial College London, London SW7 2BZ, U.K.

Digital Object Identifier 10.1109/TVLSI.2007.902203

A. Contributions

This paper provides three main contributions. First, we examine the tasks in platform-based design in order to identify changes to the design flow necessary to achieve a late integration scheme and the resulting impact on the system architecture. Derivative integration is primarily a function of resolving communication between the adjunct modules which form the system. Traditionally, this task is performed at design time, in which case simulations or statistical techniques can be used to set the communication schedules. These are too computationally demanding to be performed at run time. Therefore, we propose circumscribing the communication behavior of the modules forming the system.

This proposal leads to the second contribution, which is the first FPGA-based platform architecture that has been designed specifically to support automatic derivative generation and integration at run time. The architecture comprises a bus-based network which provides connectivity between a number of customizable processing element modules. Constraints are imposed on the internal design of modules to limit the communication behavior they may exhibit.

Finally, to demonstrate that the proposed approach enables rapid resolution of intermodular communication, we present a detailed analysis of the communication system. It is shown that the mapping of algorithms to the architecture results in predictable behavior, enabling real-time requirements to be guaranteed. The analysis is verified through the use of cycle-accurate simulations for several example systems.

B. Organization of This Paper

Section II describes research related to the work in this paper. The reconfigurable platform architecture requirements and the exemplar template of Sonic-on-a-Chip¹ is the subject of Section III. Following that, an analysis of the on-chip communication behavior is presented in Section IV. Closed-form expressions are derived to determine arbitration parameters and required minimum buffer sizes for a given system. Finally, Section V presents the results of simulations, verifying the validity of the communication analysis.

II. RELATED WORK

Several architectures for on-chip communication have been developed previously. Bus-based architectures are conceptually the simplest, and much work exists on high-level system design using buses (for example, [7]–[11]). Many of these approach communication as a synthesis task; Gasteier and Glesner describe a method for determining a static bus scheduling for transfers between communicating low-level processes [8], which works for fully deterministic traffic. In [7], abstract communication channels (characterized by average and peak data rates) are assigned to shared media using an allocation algorithm. More complex models of communication traffic include trace-based communication analysis [9], which aids the

exploration of architectural design space [10]. Communication synthesis also includes bus topology exploration; in [11] several custom bus architectures are automatically generated, using a library of bus components. Communication synthesis specifically for reconfigurable devices has also been examined [12]. Platform-based design benefits from standardization, and a number of on-chip microprocessor bus standards have emerged over the last several years, such as AMBA [13], CoreConnect [14], and Wishbone [15].

The fundamental disadvantage of microprocessor buses is their lack of scalability, which can only be partially mitigated with bus hierarchies. Such buses typically employ a form of priority-based arbitration which is ineffective when the bus bandwidth utilization is high. A more scalable alternative to a bus-based approach is the implementation of a packet network on-chip (NoC) [16]–[18]. In a network, many transactions can occur in parallel over shorter, faster, and less capacitive wires, leading to higher overall bandwidths and lower energy costs. However, these advantages come at a price; additional hardware (including buffer memory) for packet routing, and increased complexity in the communication system. Static routing schedules may be determined at design-time if the network traffic is sufficiently deterministic. This is equivalent to time multiplexing [18]. Dynamic routing may be supported with complicated routing hardware [19]. As an alternative, in [20], a discrete number of static schedules are determined, which are dynamically switched as required. In complicated systems, on-chip network traffic exhibits time-variant behavior, which may be modeled using statistical methods [21]. This can then be used to determine buffer sizes and reduce simulation times. This is related to techniques of queueing theory, which have long been applied to telecommunication networks. Statistical approaches produce probabilistic results. However, embedded systems often have hard real-time requirements; moreover, if sufficient information is known about the system *a priori* a deterministic solution can be found.

Our architecture work occupies an interesting space in-between pure microprocessor buses and on-chip networks. The communication infrastructure is a linear array of buses, but the bus arbitration protocol chosen is statistical time-division multiplexing (STDM) which enables high bandwidth utilization. Since data are packetized in STDM, the movement of data has similarities to networks, particularly for data that traverses two or more buses. Moreover, there is a high degree of separation between computation and system-level data movement within each processing node, which is typical of a network. For a system to be assembled at run time, the communication architecture must be designed without exact knowledge of the traffic that the architecture must carry. In other words, the communication architecture cannot be customized to a specific set of communication channels. Therefore, deterministic synthesis and scheduling approaches are not applicable, while simulation or trace-based methods are impractical.

Run-time reconfiguration in FPGAs has been proposed for bus-based systems [22] as well as on-chip networks [23], [24]. In all these cases, the focus is on the (undoubtedly important) practicalities of reconfiguration and connectivity. However, it is the thesis of this paper that for such reconfigurable systems to

¹Note that the use of *Sonic* in this paper is historical; the precursor to Sonic-on-a-Chip was named Sonic by its inventors S. D. Haynes *et al.* [6]. In this paper, Sonic does not in any way refer to the on-chip interconnect technology of Sonics Inc.

TABLE I
TASKS IN PLATFORM-BASED DESIGN

Development Stage	Conventional [2]	Reconfigurable
Platform	Hardware kernel	Hardware kernel I/O, clocks, test structures Floor-planning
Derivative	System design Functional verification I/O, clocks, test structures, power distribution Floor-planning Block implementation Assembly	Subsystem design Functional verification Block implementation Pre-assembly processing
Run-time		Environment analysis Assembly

guarantee functionality, the construction of reconfigurable platform architectures must consider communication performance requirements explicitly and by design.

III. RECONFIGURABLE PLATFORM ARCHITECTURE

In this section, the design of a reconfigurable platform architecture is examined. We first extend standard (ASIC) platform-based design with the requirements for reconfigurable platforms. This is followed by a description of our architectural template.

A. Architectural Requirements

For a platform architecture to support automatic, run-time derivative generation, the architecture must be developed further than in standard platform-based design. The creation of an integration platform comprises developing one or more hardware kernels which encapsulate the core common functionality of all the derivatives. A kernel includes buses, specialized component blocks, interface ports for attaching the “virtual components” of derivative designs, central control, and test functions. The kernel is a hard block of intellectual property (IP), although limited parameterization is possible. A reconfigurable platform architecture includes kernel development; however, in order to make the run-time design effort low enough that it may be completed quickly and automatically requires limiting the degrees of freedom in the derivative designs. The platform development in the reconfigurable case, therefore, includes tasks that would normally be carried out in the development of derivatives, such as defining the clock tree and global floor-planning (see Table I).

Derivative design involves selecting virtual component modules required to complete the functionality of system, verification that the functionality meets specification, the implementation of all component blocks, and final assembly. Conventionally, the derivative development phase is repeated several times, once for each specific derivative implementation. For a reconfigurable platform, a reduced set of design tasks can be achieved at design time. Rather than design and validation of the complete derivative system, a library of subsystems (each comprising several communicating virtual component blocks) is validated and implemented. Thus, at run time, the generation process is limited to extracting information about the environment, selecting and assembling together subsystems, and setting programming parameters.

The most intensive integration task is validating that the system-level communication meets the requirements for the correct functioning of the system once assembly is complete. In ASIC development, this is usually achieved through the use of extensive simulations, trace-based methods, or statistical approaches such as those used in queueing theory. Computationally demanding approaches (such as simulations) are clearly impractical at run time. Although statistical methods could be used, they have the disadvantage of producing probabilistic results: they cannot guarantee that hard real-time requirements will be met.

Instead, we propose imposing constraints on the communication infrastructure, protocols, and virtual channels, such that communication becomes predictable and analyzable. During design time, the communication channels are characterized and parameterized, reducing the processing at run time to simple calculations. This procedure is detailed in Section IV.

Note that the proposed approach precludes the use of standard microprocessor buses (for example, [13] and [14]) which exhibit a level of flexibility that makes predicting communication behavior problematic.

The physical design, performed at the platform development stage, involves the creation of a floor-plan in which the placement and routing of the hardware kernel, clock trees, input/output (I/O) and the communication infrastructure are fixed. Note that the clock resources (such as wires and buffers) are already highly constrained in FPGA devices, however, the clock trees must still be constructed by appropriately connecting and enabling the clock resources. The floor-plan must be flexible enough to allow for the instantiation of several modules, accounting for variation in number and (preferably) size. Fixed interface points are required to which modules are connected to the kernel structure; moreover, it is highly desirable that the communication infrastructure supports both intermodular communication as well as transporting information between the modules and the kernel.

B. Architectural Template

Having established in qualitative terms the requirements for a reconfigurable platform, we now briefly introduce a specific platform architectural template *Sonic-on-a-Chip*. The template is a generalized form of an architecture from which platform instances are distilled; its structure is illustrated in Fig. 1. The template is an evolution of a board-level system developed by Haynes *et al.* which comprised multiple FPGAs. This original system was named Sonic [6] (later UltraSONIC [25]), hence, the nomenclature “Sonic-on-a-Chip” for the template. The targeted application domain is real-time video image processing.

The core of the template consists of a variable number of shared buses (named *SonicBuses*), connected by bridges. Customizable processing element virtual components (PEs) are attached to the *SonicBuses* at certain, fixed locations via socket interfaces. A series of *chain buses* connect each PE to its adjacent neighbors, making use of physical locality to bypass the shared bus for fast local data transfers. Video data are processed as they stream through the processing elements; the Sonic processing subsystem is managed via a microprocessor-based




Fig. 1. Sonic-on-a-Chip architectural template. The shaded areas form the static platform, derivatives are created by integration of customized virtual component processing elements.




Fig. 2. Internal components and data-path of a processing element.

control subsystem, which may additionally perform other processing, control, and I/O tasks, and resembles a conventional hardware kernel.

A specific platform is created from the template by designing the microprocessor subsystem and fixing the number of buses and the sockets on each bus; a process which is necessarily cognizant of the physical floorplan of the whole system. Derivative systems are instantiated by selecting and attaching specific processing element modules to the SonicBuses via the socket interfaces. Internally, a PE comprises a router, an engine and memory/buffering as depicted in Fig. 2. The engine processes data provided by the input stream buffer(s) and writes the resulting data to the output buffer(s). The engine design is fully user-defined; the remainder of the PE is fixed in design but has some limited scope for customization, for example, the number and size of the input and output buffers can be modified. Programmability of the engine is provided for by engine registers, the purpose of which are, again, user-defined.




Fig. 3. Details of a stream buffer.




Fig. 4. Motion vector stream buffer behavior. At the top, the graph shows the number of words in the buffer and the location accessed by the engine. If the location accessed does not hold valid data, the engine is stalled (middle graph). The wait signal is asserted when the buffer is full (lower graph).

The router provides the interface between the input and output buffer stages and the intermodule interconnect and communication protocols. Communication in the Sonic subsystem is entirely source-driven: data are pushed from producer outputs to consumer inputs. Data-flow is managed through the use of the router control registers, which hold information on the destination module and port number for each of the output ports of the engine. The control registers also determine which (if any) of the input ports source data from the incoming chain bus and which (if any) of the output ports write to the outgoing chain bus.

The output buffers are simple first-in–first-out (FIFOs), however, the input stream buffers are subtly modified so they can be used for data-reuse as well as normal buffering. This optimization is particularly beneficial in FPGA designs where on-chip memory is significantly limited. As shown in Fig. 3, data are streamed in serially to the input buffer as in a normal FIFO, while on the output side the engine supplies the address of a queued element relative to the front of the queue to read. A Stall signal is asserted if the address points to an empty location, and indicates that the engine operation should stall until the location is filled. As with normal FIFOs, data width conversion is possible. At each cycle, the engine-supplied Advance[A:0] signal will cause the queue to be shifted forward by the given number of positions.

TABLE II
NOTATION USED IN THE ANALYSIS

Symbol	Units	Description
\bar{N}		Number of channels
M		Number of (saturating) V-channels
Γ	words/s	Maximum bus bandwidth
ϕ_k	words/s	Required average bandwidth for channel k
ϕ'_k	words/s	Required peak bandwidth for V-channel k
$\check{\phi}_k$	words/s	Available bandwidth for I-channel k during peak bus usage
$\tilde{\phi}_k$	words/s	Available bandwidth for I-channel k during off-peak bus usage
Φ	words/s	Aggregate average bandwidth for all channels
Φ_{peak}	words/s	Aggregate peak bandwidth for all channels
Φ_V	words/s	Aggregate peak bandwidth for V-channels
Φ_I	words/s	Aggregate average bandwidth for I-channels
$\check{\Phi}_I$	words/s	Aggregate available bandwidth for I-channels during peak bus usage
ω_k	cycles	Time-slot allocation for channel k
h	cycles	Arbitration overhead
τ	s	Service period
β_{kp}	words	Producer-side buffer size for channel k
β_{kc}	words	Consumer-side buffer size for channel k

IV. COMMUNICATION ANALYSIS

One of the most challenging issues in automatic run-time assembly of derivative systems is mapping communication channels to shared resources while ensuring performance targets are met. In this section, we develop an analysis of the communication system based on the previously described platform architectural template. The objectives of this analysis are, for each channel, to determine 1) the arbitration parameters (the cycle count value), 2) the minimum required amount of buffering, and 3) an upper bound on the latency.

The analysis begins with a description of the necessary assumptions regarding the communication system, to which the previously described Sonic-on-a-Chip architecture conforms. A first approximation is made by assuming that there is sufficient buffering throughout the system such that buffer saturation never occurs. The analysis is then modified to describe situations where buffer saturation does occur. The result is a method, summarized in Section IV-E, by which the system designer ensures that derivative designs constructed at run time will achieve the desired performance at all times.

For reference, the notation used in the analysis is summarized in Table II.

A. Scenario and Assumptions

We start with the assumption that the processing system is a process network comprising a number of processing nodes (PEs) connected by a series of communication channels, which is to be mapped to a system of buses connected by fully buffering bridges, as in the template. The features of a communication channel are depicted in Fig. 6. A channel is defined by a continuous stream of data from the output of a producing node to the input of a consuming node across a shared communication medium. Assume that each node has been assigned to a bus. By using bridges which buffer data, the behavior of each bus can be isolated and studied separately. We will ignore channels which are assigned to using the chain




Fig. 6. Abstract communication channel k . Data are buffered on the producer side by a FIFO of depth $\beta_{k,p}$ and on the consumer side by a stream buffer of depth $\beta_{k,c}$.

TABLE III
CHARACTERISTICS OF VIDEO PROCESSING ALGORITHMS (IMAGE SIZE $r \times c$)

Algorithm	Periodicity		Advance	Stored data
	Input	Output		
Window function (5×5 window) e.g. median filter	25	1	1	$4c + 5$
2D convolution (3×3 kernel)	9	1	1	$2c + 3$
Histogram (3 colour channels, 256 points)	1	768	1	1
ID DFT (parallel)	c	c	c	c
Motion vector estimation (16×16 macro-block)	6912	1	$704 / 256$	$1936 / 256$

bus connections, as they do not use shared media and thus are of no interest in this analysis. Therefore, for a particular bus we need to set the time-slot size for each channel to ensure throughput is met and determine the maximum latency and buffering required.

In the analysis which follows, the processing nodes are assumed to have a common pattern of behavior: One or more streams of data are stored in input buffers; the engine performs a number of accesses on the stored data and outputs results to the output buffer; input data which are no longer needed are discarded. This pattern is repeated indefinitely, such that the processing node has a baseline periodicity. Note that in some cases a node may exhibit different input and output periodicity; for example, a node which computes a histogram of the intensity values of an image may access and discard pixels one at a time (input periodicity of one pixel), whereas the results are only presented to the output buffer once per frame (output periodicity of one frame).

Table III lists some sample video processing algorithms and shows how they may be parameterized in pixels. All algorithms (with the exception of the motion vector estimator) process non-interlaced raster-scanned images of height r and width c . The amount of data to store can be calculated by considering how many lines of a raster-scanned image need to be buffered. For example, a window function which operates on a 5-by-5 group of pixels requires four complete lines and an additional five pixels to be stored ($4c + 5$). For algorithms with more than one input data stream, all streams are characterized separately. For example, motion vector estimation requires two inputs: blocks from a reference image and windows from a target image.

B. First Approximation

A first approximation analysis is formulated by making several simplifying assumptions, including unlimited buffer sizes, and a constant rate of data production and consumption. The aim is to determine, for a given mapping of channels to a bus, what size time slot to allocate to each channel, and the actual required amount of channel buffering. In Section IV-C, the assumptions are removed and the analysis extended to this more complex case.

Consider a bus with maximum bandwidth Γ supporting N channels. Each channel k has a required average throughput ϕ_k , and is allocated ω_k consecutive bus cycles for each data transfer (at one word per cycle) excluding the STDM overhead of h cycles. Clearly, the average bandwidth required must be less than that available

$$\sum_{k=1}^N \phi_k = \Phi < \Gamma. \quad (1)$$

If data are produced and consumed at a constant rate (ϕ_k for each channel k) and there are no buffer overflows, then the service period (the time taken for all channels to have completed one transfer each, see Fig. 5) is

$$\tau = \frac{1}{\Gamma} \sum_{k=1}^N (\omega_k + h) = \frac{1}{\Gamma} \left(\sum_{k=1}^N \omega_k + Nh \right). \quad (2)$$

During this time, $\phi_k \tau$ data are produced for channel k . In steady state, $\phi_k \tau = \omega_k$. So we can solve for τ

$$\tau = \frac{1}{\Gamma} (\tau \Phi + Nh) = \frac{Nh}{\Gamma - \Phi}. \quad (3)$$

When allocating the time slot ω_k for channel k , the lower bound is

$$\omega_k \geq \frac{\phi_k Nh}{\Gamma - \Phi}. \quad (4)$$

This value is used as the cycle count limit in the programming of the arbitration unit. The minimum source buffer size $\beta_{k,p}$ for each channel is the number of words which need to be stored during the time the channel does not have control of the bus

$$\beta_{k,p} \geq \omega_k \left(1 - \frac{\phi_k}{\Gamma} \right). \quad (5)$$

However, avoiding buffer saturation comes at a cost of greater than necessary consumer side buffering; this is highly undesirable as on-chip memory is limited, and particularly so in FPGAs. The following example illustrates this point.

Example 2: Simple Input Buffer Sizing: Consider the motion vector estimation buffer case of Example 1. Each search window comprises $44 \times 44 = 1936$ pixels, with an overlap of $44 \times 28 = 1232$ pixels between adjacent search windows. To ensure that valid data are always available to the engine, a simple method for determining the buffer size is to store 1936 pixels (for the current search window), and an additional $1936 - 1232 = 704$ pixels (the nonoverlapping part of the subsequent search window), totalling 2640 pixels. The actual memory con-




Fig. 7. Motion vector estimation search window buffering. The address pattern shows all possible address accesses over one fundamental period. Buffer fill levels for nonsaturating and saturating buffer conditions are shown.

sumed is a power of 2, 4096 pixels, and, therefore, 112% larger than required for storing just the current search window. \square

C. Size-Limited Buffers

In order to account for limited buffer sizes, we will modify the assumptions and allow buffers to saturate. Channel throughput is no longer constant, but has inactive periods (when the destination buffer is full), which must be balanced by periods where the throughput is higher than average. This is shown in Fig. 7 for the case of Example 2. The two “fill level” lines represent the amount of valid data in the buffer at any particular moment. In the case where the buffer saturates (lower line) the rate at which data is fed into the buffer is slightly higher than the rate for the simple example (upper line). This is necessary to compensate for the brief period when the buffer is full. There are several important features to be noted as follows.

- 1) In the analysis of the saturating buffer case, we also take into account the pattern of locations accessed in the buffer. This must be determined at design time. In Fig. 7, all possible accesses are plotted for the MVE example. The buffer must be filled sufficiently and quickly such that data accesses are all within the available buffered data.
- 2) To simplify the calculation of the required fill rate for a given access pattern, not all addressed locations need to be considered. The required fill rate can be quickly calculated from the envelope of possible accessed locations.
- 3) It is assumed that the engine processing rate will be at least as fast as the overall required throughput rate and potentially faster. This is accounted for by introducing an allowable “stall time” per fundamental period when determining the required fill rate. This can be seen to be 1000 cycles in the example of Fig. 7.

Each of the N channels may now exhibit one of two modes of behavior. If the destination buffer of a channel saturates, the channel bandwidth demand is time-variant, since during saturation no data transfer can be made. We will denote these channels as *V-channels*. If the destination buffer never saturates, the

bandwidth demand is constant. These are denoted time-invariant *I-channels*. Without loss of generality the channels are ordered so that the first M are V-channels. The V-channels have a required peak throughput ϕ'_k , $1 \leq k \leq M$. The bus must be able to support concurrent peak demands of the V-channels

$$\Phi_V = \sum_{k=1}^M \phi'_k < \Gamma. \quad (6)$$

If the peak demand on the bus, including the time-invariant channels, is less than the bus capacity

$$\Phi_{\text{peak}} = \sum_{k=1}^M \phi'_k + \sum_{k=M+1}^N \phi_k < \Gamma \quad (7)$$

then (4) can be used to calculate the STDM time-slot parameters ω_k by substituting ϕ'_k for ϕ_k and Φ_{peak} for Φ . If the inequality of (7) does not hold, let us term the bus usage *critical*. In a bus with a critical level of usage, bandwidth demands vary over time. During periods of peak activity by the V-channels the remaining I-channels are starved of bandwidth. This is compensated for during off-peak times. As a result the I-channels have increased buffering requirements.

Consider the case where $M = 1$: there is one time-variant, saturating channel b . The peak demand on bus bandwidth is

$$\Phi_{\text{critical}} = \Phi_V + \hat{\Phi}_I \quad (8)$$

where $\hat{\Phi}_I$ is the reduced total bandwidth available to the $N - 1$ I-channels. For a given value of ω_b (4) reduces to the equality. Rearranging and substituting variables

$$\Phi_{\text{critical}} = \Gamma - \frac{Nh\phi'_b}{\omega_b} \quad (9)$$

(b is the time-variant channel) and also

$$\omega_k \geq \frac{\hat{\phi}_k Nh}{\Gamma - \Phi_{\text{critical}}}, \quad M < k \leq N \quad (10)$$

for the I-channels. The variable $\hat{\phi}_k$ denotes the bandwidth available to channel k during the peak demand times, and is given by

$$\hat{\phi}_k = \phi_k \frac{\hat{\Phi}_I}{\Phi_I}, \quad M < k \leq N. \quad (11)$$

From these equations it will be possible to determine the time-slot size (ω_k) to allocate to each of the time-invariant channels, provided a value can be found for Φ_{critical} first.

Using (8)–(11), we can derive

$$\omega_k \geq \frac{\phi_k \omega_b}{\Phi_I \phi'_b} \left(\Gamma - \frac{\phi'_b Nh}{\omega_b} - \Phi_V \right). \quad (12)$$

Now, the service period τ in the critical bus usage case also varies over time. During peak activity periods by the V-channels the service time will be longer than when these same channels are idle. For the $M = 1$ case, during the off-peak period (when channel b is idle) the service period is given by

$$\tau_{\text{offpeak}} = \frac{1}{\Gamma} \left(\sum_{k=M+1}^N \omega_k + Nh \right) = \frac{Nh}{\Gamma - \sum_{k=M+1}^N \check{\phi}_k}. \quad (13)$$

Now substitute (12) into (13), and simplify, noting that $\Phi_V = \phi'_b$ in this case and $\Phi_I = \sum_{k=M+1}^N \phi_k$. Solve for ω_b

$$\omega_b \geq \frac{\phi'_b Nh \Gamma}{(\Gamma - \phi'_b) \left(\Gamma - \sum_{k=M+1}^N \check{\phi}_k \right)}. \quad (14)$$

The channel b will be active for ϕ_b/ϕ'_b of the time, during which each time-invariant channel k has bandwidth $\hat{\phi}_k$. The average bandwidth requirement for channel k to be met

$$\frac{\phi_b}{\phi'_b} \hat{\phi}_k + \left(1 - \frac{\phi_b}{\phi'_b} \right) \check{\phi}_k = \phi_k, \quad M < k \leq N. \quad (15)$$

Therefore

$$\begin{aligned} \sum_{k=M+1}^N \check{\phi}_k &= \frac{1}{1 - \frac{\phi_b}{\phi'_b}} \sum_{k=M+1}^N \left(\phi_k - \frac{\phi_b}{\phi'_b} \hat{\phi}_k \right) \\ &= \frac{1}{1 - \frac{\phi_b}{\phi'_b}} \left(\Phi - \frac{\phi_b}{\phi'_b} \Gamma + \frac{\phi_b Nh}{\omega_b} \right). \end{aligned} \quad (16)$$

So, finally

$$\omega_b \geq \left(\frac{\phi'_b Nh}{\Gamma - \Phi} \right) \left(\frac{\Gamma - \phi_b}{\Gamma - \phi'_b} \right). \quad (17)$$

This can be generalized for situations where $M > 1$

$$\omega_b \geq \left(\frac{\phi'_b Nh}{\Gamma - \Phi} \right) \left(\frac{\Gamma - \sum_{b=1}^M \phi_b}{\Gamma - \sum_{b=1}^M \phi'_b} \right). \quad (18)$$

All the variables in this equation are known, so ω_b can be calculated for all V-channels $b \leq M$. One of these channels is then used to find Φ_{critical} using (9). This can be used to find the values for ω_k for the remaining I-channels $M < k \leq N$. This is illustrated in the following example.

Example 3: Calculation of Arbitration Parameters: A system comprises two of the motion vector estimation process nodes of Example 2, processing VGA-sized images at different frame rates (22 and 18 frames/s). Each node has two input channels (the reference block and the search window) and one output channel (the vectors), making six channels in total, with an overall mean bandwidth of 46.1 Mw/s, mapped to a bus with capacity 50 Mw/s. On inspection of the address patterns, buffer sizes and consumption behavior of the channels it is determined that two of the destination channel buffers will saturate, increasing the peak bandwidth demand to 52.5 Mw/s, as shown in Table IV. Using (18), and $N = 6$, $h = 3$, $\Gamma = 50$ Mw/s, $\Phi = 46.1$ Mw/s, $M = 2$, we find $\omega_1 = 210.6$ and $\omega_2 = 129.7$. The critical bandwidth demand is $\Phi_{\text{critical}} = 47.9$ Mw/s from (9), and from (8) we find that $\hat{\Phi}_I = 7.74$ Mw/s. Therefore, using (11) and (10) we find the values $\omega_k = \{35.9, 29.4, 0.1, 0.1\}$ for $k = \{3, 4, 5, 6\}$. These are rounded up to integer values, while ensuring that the ratio $\omega_k : (\sum_{i=3}^6 \omega_i + Nh)$ for each k does not decrease in the process, giving $\omega_k = \{40, 33, 1, 1\}$ for $k = \{3, 4, 5, 6\}$. After similarly rounding and adjusting ω_1 and ω_2 , we obtain the values for ω_k as shown in the right column of Table IV. \square

TABLE IV
 CHANNEL CHARACTERISTICS FOR EXAMPLE 3

Channel	Mean bandwidth ϕ_k (Mwords/s)	Peak bandwidth ϕ'_k (Mwords/s)	ω_k
1	18.59	24.84	235
2	15.21	15.30	145
3	6.76	6.76	40
4	5.53	5.53	33
5	0.03	0.03	1
6	0.03	0.03	1
Total	46.1	52.5	

D. Buffer Sizing and Latency

We have so far found a method for determining the time-slot sizes to use in the bus arbitration, including situations in which limited buffering causes time-variant behavior on some channels. We now must determine the required buffer space on the producer side of these channels and the effect on the size of the buffers for the remaining channels in the system. If the bus usage is critical, channels which do not exhibit time-variant behavior require extra buffer space to compensate for periods where their bandwidth is temporarily restricted.

Consider a channel k which is a time-invariant channel: its bandwidth demand is constant. Due to the changes in bandwidth demands by time-variant channels, the *actual* throughput of channel k will be time-varying: $\phi_k(t)$. On the consumer side of the channel, there must be extra buffer space $\Delta\beta_k$ sufficient to prevent the supply processing node engine without causing stalls during deviances from the average throughput rate ϕ_k . Thus

$$\Delta\beta_{k,c} \geq \int_{t_1}^{t_2} \phi_k - \phi_k(t) dt \quad \forall \{t_1, t_2\} : t_1 < t_2. \quad (19)$$

Determining the buffer sizes requires finding the worst cases for (19). This occurs when the throughput $\phi_k(t)$ reduces, due to all V-channels being active concurrently. Assuming the active channels are not source limited and, therefore, (using the STDM protocol) consume the maximum amount of bandwidth available to them when active. The V-channels when idle due to buffer saturation consume a single bus cycle of their allocated time slot before releasing the bus for arbitration. By inspection of Fig. 5, one can observe that the time-varying throughput of channel k is, therefore

$$\phi_k(t) \approx \frac{\Gamma\omega_k}{\left[\sum_{i=1}^M \alpha_i(t) \right] + \left[\sum_{i=M+1}^N \omega_i \right] + Nh} \quad (20)$$

where for time-variant channel i , $\alpha_i(t) = \omega_i$ when the channel is active and $\alpha_i(t) = 1$ at other times. Therefore, the evaluation of the integral of (19) is computationally not difficult, since the worst case (approximate) $\phi_k(t)$ is piecewise constant. However, it is necessary to determine the active and inactive times for each channel, and the interval (t_1, t_2) . Assume that all M burst channels become active at time $t_1 = 0$, and each channel i has periodicity T_i , determined by the periodicity of the node

it supplies. The procedure for determining the channel active times is relatively straightforward.

- 1) At time $t = 0$, each active channel $i \leq M$ starts with a number of words $r_i(0) = \phi_i T(i \rightarrow n)$ to be transferred before the channel will become inactive again.
- 2) For each channel calculate the transfer bandwidth $\phi_k(0^+)$ from (20).
- 3) Determine the time for the first channel to become inactive

$$d_1 = \min \left(T_i \frac{\phi_i}{\phi_i(0^+)} \right) \quad \forall i \leq M. \quad (21)$$

This channel is marked as inactive for $t > d_1$.

- 4) Record the number of words remaining to be transferred at time $t = d_1$ in the other channels

$$r_i(d_1) = r_i(0) - \phi_i(0^+)d_1. \quad (22)$$

- 5) For each subsequent stage $n = \{1, 2, \dots\}$, the duration of the stage is given by

$$d_{n+1} = \min \begin{cases} \frac{r_i(d_n)}{\phi_i(d_n^+)} & \text{active channels} \\ q_i T_i - d_n & \text{inactive channels} \end{cases} \quad (23)$$

where $\phi_i(d_n^+)$ can be calculated from (20) and

$$r_i(d_n) = r_i(d_{n-1}) - \phi_i(d_{n-1}^+)(d_n - d_{n-1}). \quad (24)$$

In the term $q_i T_i - d_n$, q_i is an integer value that is incremented each time channel i becomes inactive. At each stage, one channel becomes active or inactive, depending on which term in (23) is minimum.

For each channel k there will be a time d_p at which $\phi_k(d_p^+) > \phi_k$. The integral of (19) is, therefore, calculated between $(0, d_p)$.

On the source side, the equation is slightly different. The producer FIFOs must be large enough to contain data generated by the node without causing a stall, even when the data generation rate is not constant. If the producer for channel k is node n and generates data at a rate $p_n(t)$, then the equation for the buffer space required is

$$\Delta\beta_{k,p} \geq \int_{t_1}^{t_2} p_n(t) - \phi_k(t) dt \quad \forall \{t_1, t_2\} : t_1 < t_2. \quad (25)$$

To simplify this, we will compute a conservative estimate for the upper bound, by setting $p_n(t)$ to a periodic function

$$p_n(t) = \begin{cases} p'_n & 0 < t < \frac{\phi_k T_n}{p'_n} \\ 0 & \frac{\phi_k T_n}{p'_n} < t < T_n \end{cases}. \quad (26)$$

Here, p'_n is the peak rate at which node n can produce data and T_n is the periodicity of the node. Equation (25) is now a piecewise constant function and can be computed in a similar way to (19).

For a time-variant channel b , the source side buffer must be sufficiently large to hold the data produced while the consumer-side buffer has saturated. Again, (25) must be evaluated, however, in this case, we find the worst case conditions by assuming

TABLE V
SPARE BUFFER SPACE AND LATENCY FOR EXAMPLE 4

Channel	$\Delta\gamma_k$	$\Delta\beta_k$	Total (words)	Latency (μs)
1	178	89	267	14.4
2	100	5	105	6.9
3	59	72	131	19.4
4	49	58	107	19.4
5	1	0	1	37.9
6	1	0	1	46.3

that the destination buffer saturates at time $t = 0$ and $\phi_k(t)$ is the periodic function

$$\phi_k(t) = \begin{cases} 0 & 0 < t < T_k \left(1 - \frac{\phi_k}{\phi'_k}\right) \\ \phi'_k & T_k \left(1 - \frac{\phi_k}{\phi'_k}\right) < t < T_k. \end{cases} \quad (27)$$

In addition to the buffer space required resulting from variations in throughput, the buffer levels also ripple up and down over the duration of each service period τ . The height of this ripple is given by

$$\Delta\gamma_k \geq \frac{\phi_k}{\Gamma} \left(\sum_{i \neq k} \omega_i + Nh \right). \quad (28)$$

The total spare buffer space required is found by adding $\Delta\beta_k$ and $\Delta\gamma_k$. Finally, the maximum latency introduced by the channel can be approximated by the buffer size and the average throughput rate

$$l_k \leq \frac{\Delta\beta_k + \Delta\gamma_k}{\phi_k}. \quad (29)$$

Example 4: Buffer Sizing and Latency: We now calculate the required buffer space for each channel from Example 3. Assume that data are fed into channels 1 to 4 at a constant rate, such that for input node n and corresponding channel k , $p'_n = \phi_k$. Thus, $\Delta\beta_{k,c} = \Delta\beta_{k,p} = \Delta\beta_k$. Channel 1 has periodicity $T_1 = 37.9 \mu\text{s}$, and for channel 2, $T_2 = 46.3 \mu\text{s}$. We find $d_1 = 28.3 \mu\text{s}$ (channel 1 becomes inactive) and $d_2 = 37.3 \mu\text{s}$ (channel 2 becomes inactive). For channel 3, from (20)

$$\phi_3(t) = \begin{cases} 4.23 \frac{\text{Mw}}{\text{s}}, & 0 < t < d_1 \\ 8.37 \frac{\text{Mw}}{\text{s}}, & d_1 < t < d_2. \end{cases}$$

Therefore

$$\Delta\beta_3 = \left[\int_0^{d_1} \phi_3 - \phi_3(t) dt \right] = \lceil d_1(\phi_3 - \phi_3(0^+)) \rceil = 72.$$

The ripple for channel 3

$$\Delta\gamma_3 = \left\lceil \frac{\phi_3}{\Gamma} (\omega_1 + \omega_2 + \omega_4 + \omega_5 + \omega_6 + 6 \times 3) \right\rceil = 59.$$

Other values for the buffers are listed in Table V. Note that for channels 1 and 2 (where consumer-side buffers saturate) the buffering values are the minimum producer-side buffer sizes. For channels 3 to 6, the totals are the minimum producer-side

buffer sizes, and the total spare capacity required before saturation of the consumer-side buffers. \square

E. Method Summary

The aim of the analysis is to show how the system designer can ensure that derivative designs constructed at run time will achieve required performance when sharing communication media. The process is summarized as follows. At design time, the system designer collects the following information about each processing node:

- 1) envelope of the address pattern, including the baseline repeat period;
- 2) magnitude of the consume delta function;
- 3) maximum theoretical processing throughput, assuming no stalling due to lack of data or output buffer space;
- 4) input and output buffer sizes.

Algorithms are created from communicating clusters of nodes. The designer determines a set of possible mappings of nodes to platform buses for each application. At run time, the necessary algorithms and the associated performance requirements are determined by supervisory application software. The run-time system software selects a mapping for each algorithm and then verifies the performance requirements can be fulfilled by executing the following steps:

- 1) calculate the required throughput for each node and channel, based on algorithmic throughput requirements;
- 2) verify mean demand on each bus does not exceed available bandwidth;
- 3) determine for each node the stall time for the engine;
- 4) from the stall time, the required throughput, and the address pattern envelope, determine for each channel if the destination buffer will saturate, or if not, the spare capacity in the buffer;
- 5) based on the buffer saturation, divide channels by their bandwidth demand into time-invariant and time-variant;
- 6) calculate the peak bandwidth demand of the time-variant channels and verify the aggregate peak bandwidth demand is less than the bandwidth available;
- 7) calculate the time-slot size (arbitration count) for each channel (ω_k);
- 8) calculate the required spare buffer capacity for all source-side buffers and all time-invariant channel destination buffers, and verify this is less than the available capacity;
- 9) verify the latency of each channel is acceptable.

The verification process is linear in computational complexity, that is $O(N)$. If each verification step in the process is successful, the required performance will be achieved. If any step fails, the selected mapping is not acceptable; at this point a number of options are available to the system. A different bus assignment may be selected, if the bandwidth requirements of different buses are mismatched. A less aggressive approach could be to instantiate an alternative processing algorithm that has lower performance requirements, such as one with a lower quality of service, and is, therefore, more likely to be implementable. The high-level decision made here is system-dependent, and not covered in the scope of this paper.

It is emphasized that the run-time evaluation of communication parameters involve calculations with low computational intensity, and moreover, the evaluation is performed infrequently relative to the operation time of the algorithms (which process continuous streams of video data). Taking the example mentioned in the introduction to this paper, where a surveillance camera responds to changes in lighting conditions and activity, the system could reconfigure once every few hours or every few minutes. Computing the communication parameters and verifying the operating performance would be met takes of the order of microseconds, and moreover, may be done as a background task while the system continues to operate. The reconfiguration time is of the order of milliseconds for recent high density FPGAs [26]. Thus, the overhead incurred is slight.

V. EXPERIMENTAL RESULTS

In order to verify the late integration design methodology and communication analysis previously presented, several prototypical platforms have been created. These have informed the development of a cycle-accurate simulation model of the communication system. This section presents results obtained from the prototyping and simulations.

The prototype platforms are based on implementations of Sonic-on-a-Chip (e.g., [5]) and target Xilinx Virtex-II Pro and Virtex-4 FPGAs. The platforms were designed in Verilog and VHDL, synthesised using Synplicity Synplify 7.2 and implemented using Xilinx EDK and ISE 6.3 tools. The prototype systems were designed to be assembled using an advanced modular dynamic reconfiguration scheme [27]. As functionality was the primary goal, the target speed for the SonicBus was a relatively modest 50 MHz. Although late integration requires careful control over the physical routing of signals, the constraints did not contribute significantly to the achieved bus speed. The maximum achieved propagation delay for the constrained bus signals was 19.08 ns (as reported by the vendor tools). This only improved by 1.22% by removing the routing constraints.

Several other processing element nodes have been created for the prototypes in addition to the motion vector estimators of Example 1. The performance and behavior of the prototypes have been used in the creation of the simulation model. Several different systems were simulated. Detailed results are presented for the simple example system described in Example 3, comprising two motion vector estimation nodes. This type of node is interesting because it exhibits data-dependent behavior and generates bus traffic which varies with time. The results of simulations of other systems are summarized at the end of this section.

The address patterns for the MVE nodes have been extracted from real data (a “carphone” video sequence), and the parameters calculated in Examples 3 and 4 and listed in Tables IV and V are used as nominal values. The simulated system has four input nodes; the rate at which these nodes supply data to the system is independently adjustable.

Fig. 8 is a graph of the time-averaged bandwidth of the four main channels (1 to 4) and the overall bus bandwidth usage over a period of 2 ms (10^5 bus cycles). For this simulation,




Fig. 8. Bandwidths of channels 1–4 in the simulated system, averaged over 2000 cycles. The arbitration scheme is effective at high bus utilization (92% in this case), and copes with time-variant demand while maintaining the required average throughput for each channel.




Fig. 9. Maximum and minimum latencies of channels 1 (circles) and 3 (squares). Measured latencies match the calculated expected values.

all input nodes were set to supply data at the fastest rate possible (one word per cycle). The graph shows that the STDM arbitration scheme is able to cope with high overall bandwidth utilization and allocate bandwidth to each channel appropriately despite the time-variable demands of the channels. Indeed, the STDM scheme can achieve aggregate mean bandwidth usage arbitrarily close to the available bus bandwidth if sufficient buffering is available in each node. Note the mean bandwidth for each channel is as expected from Table IV.

The expected maximum latency for each channel (see Table V) was confirmed by the experimental data. Fig. 9 shows the maximum and minimum latency for channels 1 and 3. The latency of each channel can vary significantly over time, which, as will be seen in the following, has an impact on the instantaneous throughput of the nodes.

In a real system, data would not necessarily be supplied to the system faster than they can be processed. Instead, the rate at which data are available for processing may be limited, and the system is required to process the data at the supplied rate. The communication system must cope with scenarios in which some channels may be supplied by a rate-limited source, and other channels the data are available at an unmoderated rate. Regardless of the source data-rate, the communication parameters can be calculated based on the desired system throughput.




Fig. 10. Simulated block-by-block throughput of the motion vector estimators, as input data rates are varied. The instantaneous throughput is variable due to variable channel latency. The average throughputs meet or exceed the designed rates.

Fig. 10 plots the block-by-block frame rates achieved by the motion vector estimators over a period of 26 ms (1.28×10^6 cycles). In this case, the data rate of each input channel to the system is varied between fractionally below (by 0.1 to 0.2 frames/s) the designed-for rates (18 and 22 frames/s) and the maximum possible rate. Different channel combinations are tested for periods of 1.6 ms (8×10^5 cycles). Note that in all cases the average throughputs meet or exceed the expected throughputs. The instantaneous throughputs vary considerably; this is due to the variation in latency of the communication. The maximum latency for the channels supplying the higher-rate MVE processing node is $19.4 \mu\text{s}$ (as per Table V). Compared with the mean processing time of a single macro-block (at 22 fps and 1200 macro-blocks per frame) of $37.9 \mu\text{s}$, the instantaneous throughput could be expected to vary between 15 and 45 frames/s.

The buffer sizing calculations listed in Table V were verified by varying the size of the buffers by $\pm 50\%$ of the nominal value and then measuring the corresponding throughput for the affected motion vector estimator. Rate-limiting of the source data channels was applied where it results in lower performance. Moreover, the address pattern used was set to the worst-case values (i.e., the addresses closest to the address envelope of Fig. 7). The normalized outcomes are plotted in Fig. 11. It can be seen that the calculated required buffer sizes are sufficient to avoid degrading the system throughput performance. In addition, the buffer sizes calculated are not significantly larger than necessary in this instance, with the exception of the source buffer for channel 1, which appears to be oversized by around 50%. In general, the calculated required buffer sizes are based on worst-case conditions, which may never occur in a given system, and therefore, the calculations result in conservative estimates.

Thus far, for consistency all examples and experiments have been based on a single node type, namely motion vector estimators. This node type has been used because it exhibits interesting data-dependent behavior. It is important to note that our approach is applicable to a wide variety of node types and




Fig. 11. Effect of varying buffer sizes on system throughput. Buffers smaller than the sizes calculated in Example 4 cause the system throughput to drop below the target rate.

TABLE VI
CHARACTERISTICS OF THE SIMULATED SYSTEMS

	sys1	sys2	sys3	sys4	sys5
<i>Node throughput rate, frames/s</i>					
MVE 1	22.0			20.0	22.0
MVE 2	18.0				
Block 2D DCT		22.0	32.0	32.0	
Foreground separation		22.0	18.0		
Median filter			20.0		
Histogram				12.0	22.0
<i>Bus parameters</i>					
Channels (N)	6	5	7	7	5
Time-variant channels (M)	2	0	1	2	1
Average total bandwidth Φ (Mw/s)	46.1	33.8	48.5	46.4	32.1
Peak total bandwidth Φ_{peak} (Mw/s)	52.5	33.8	50.9	50.9	38.4
Critical	yes	no	yes	yes	no

system compositions. In addition to the two-MVE system described before (from now denoted sys1) four other sample systems (sys2 to sys5) were designed and simulated. The parameters of the systems are given in Table VI, showing that they are constructed from different mixtures of various types of processing nodes operating at different rates. The designs of the systems are contrived to create a range of communication scenarios. The simplest case (sys2) is where no buffer saturation occurs. In sys2, buffer saturation does occur for one channel, but the peak bandwidth demand is less than the maximum bus bandwidth. The most complex cases are sys3 and sys4, which each have seven channels, buffer saturation as well as unbalanced demand between the channels.

Time-slot sizes (ω_k) and minimum buffer sizes were calculated for all systems as per the method given in Section IV. To verify the correctness of the time-slot size calculations, the values for ω_k were collectively varied by $\pm 50\%$ and the effect on system throughput and channel latency measured. Fig. 12(a) plots the throughput for each node of each system, normalized to the desired throughput rate as listed in Table VI, as ω_k is varied. All buffers were sized $2 \times$ the required minimum and data were supplied at an unlimited rate. With the correctly calculated time-slot allocation ω_k , measured throughput was at least the desired rate (to within measurement error of 0.5%). When the time-slot values were collectively reduced, the desired




Fig. 12. Effect of changing the time-slot allocation from the nominal calculated values on (a) node throughput, (b) channel latency. Results from all five systems are overlaid in the plot. (a) Normalized throughput versus ω_k variation. (b) Relative channel latency versus ω_k variation.

throughput rates were not met. Increasing the time-slot values for all channels generally resulted in higher throughput rates, although not in all cases. This is due to some channels dominating the available bandwidth, starving other channels.

Fig. 12(b) shows the effect on channel latency, relative to the latency of systems with nominally sized buffers and supplied with data from rate-limited sources. It can be seen that latency generally increases as the time slots for all channels are increased. This is because more the time between the channel having access to the bus increases. The minimum latency case actually occurs marginally below the nominal values calculated by the proposed method.

VI. CONCLUSION

Platform-based design in FPGAs offers the unique prospect of derivative systems created automatically at run time. Such systems can be customized and adapted to variations in the operating conditions, but require the judicious application of architectural constraints to reduce the integration complexity, particularly in satisfying communication requirements.

This paper presented the first platform architecture (Sonic-on-a-Chip) designed specifically for run-time assembly of FPGA-based derivative systems. The target domain of the

architecture is real-time video image processing. To ensure that intermodular communication in Sonic-on-a-Chip is analyzable, it is first separated from computation by dividing each compute node into distinct parts: a router and an engine, connected by innovative buffers. Second, an appropriate arbitration scheme, STDM, is employed for the shared SonicBuses. Moreover, interactions between buses are isolated by using fully buffering bridges. Finally, by ensuring the compute nodes designs always exhibit periodic behavior, the characteristics of the nodes can be encapsulated in parameters which describe the periodicity, as well as data consumption, storage, and access patterns.

An analysis was presented of the constrained communication system, based on the nodal parameters and architectural constraints. The analysis accounts for limitations in buffer sizes, which is especially important in FPGAs where on-chip memory is a particularly limited resource. It was shown how to calculate the time-slot parameters of the STDM protocol in order to meet the real-time throughput requirements of all channels. In addition, a method for determining the minimum necessary sizes of all buffers in the communication system was detailed, along with estimations on the maximum channel latency. All calculations involve simple closed-form formulae and are suitable for execution at run time.

The analysis has been verified in simulations of five different sample systems using a cycle-accurate model of the communication system. The systems can support a variety of processing node types and different throughput requirements.

Current and future work includes generalizing the architectural template and extending our approach to applications other than video systems.

ACKNOWLEDGMENT

The authors would like to thank K. Masselos for his comments and suggestions and the support from Xilinx Inc., in particular P. Lysaght, B. Blodget, J. Anderson, and A. Donlin.

REFERENCES

- [1] Semiconductor Industry Association, "International Technology Roadmap for Semiconductors," 1999.
- [2] H. Chang, L. Cooke, M. Hunt, G. Martin, A. J. McNelly, and L. Todd, *Surviving the SOC Revolution: A Guide to Platform-Based Design*. Norwell, MA: Kluwer, 1999.
- [3] K. Keutzer, S. Malik, A. R. Newton, J. M. Rabaey, and A. Sangiovanni-Vincentelli, "System-level design: Orthogonalization of concerns and platform-based design," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 19, no. 12, pp. 1523–43, Dec. 2000.
- [4] P. Lysaght, "FPGAs as meta-platforms for embedded systems," in *Proc. IEEE Int. Conf. Field-Program. Technol.*, 2002, pp. 7–12.
- [5] P. Sedcole, P. Y. K. Cheung, G. A. Constantinides, and W. Luk, "A structured methodology for system-on-an-FPGA design," in *Proc. Int. Conf. Field-Program. Logic Appl.*, 2004, pp. 1047–1051.
- [6] S. D. Haynes, J. Stone, P. Y. K. Cheung, and W. Luk, "Video image processing with the Sonic architecture," *IEEE Comput.*, vol. 33, no. 4, pp. 50–57, Apr. 2000.
- [7] J.-M. Daveau, T. B. Ismail, and A. A. Jerraya, "Synthesis of system-level communication by an allocation-based approach," in *Proc. Int. Symp. Syst. Level Synth.*, 1995, pp. 150–155.
- [8] M. Gasteier and M. Glesner, "Bus-based communication synthesis on system level," *ACM Trans. Des. Autom. Electron. Syst.*, vol. 4, no. 1, pp. 1–11, Jan. 1999.
- [9] K. Lahiri, A. Raghunathan, and S. Dey, "System-level performance analysis for designing on-chip communication architectures," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 20, no. 6, pp. 768–83, Jun. 2001.

- [10] K. Lahiri, A. Raghunathan, and S. Dey, "Design space exploration for optimizing on-chip communication architectures," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 23, no. 6, pp. 952–61, Jun. 2004.
- [11] K. K. Ryu and V. J. Mooney, "Automated bus generation for multiprocessor SoC design," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 23, no. 11, pp. 1531–1549, Nov. 2004.
- [12] M. Eisenring and M. Platzner, "Synthesis of interfaces and communication in reconfigurable embedded systems," *IEE Proc.-Comput. Digit. Techn.*, vol. 147, no. 3, pp. 159–165, May 2000.
- [13] ARM Ltd., Cambridge, U.K., "AMBA, Spec., 2nd. ed.," 1999.
- [14] IBM Inc., Research Triangle Park, NC, "The CoreConnect bus architecture, white paper," 1999.
- [15] OpenCores, "WISHBONE: System-on-chip (SoC) interconnect architecture for portable IP cores, Revision: B.3," 2002 [Online]. Available: <http://www.opencores.org/>
- [16] W. J. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in *Proc. Des. Autom. Conf.*, 2001, pp. 684–689.
- [17] L. Benini and G. De Micheli, "Networks on chips: A new SoC paradigm," *IEEE Comput.*, vol. 35, no. 1, pp. 70–78, Jan. 2002.
- [18] N. Kapre, N. Mehta, M. deLorimier, R. Rubin, H. Barnor, M. J. Wilson, M. Wrighton, and A. DeHon, "Packet switched vs. time multiplexed FPGA overlay networks," in *Proc. IEEE Symp. Field-Program. Custom Comput. Mach.*, 2006, pp. 205–216.
- [19] E. Waingold *et al.*, "Baring it all to software: Raw machines," *IEEE Comput.*, vol. 30, no. 9, pp. 86–93, Sep. 1997.
- [20] J. Liang, A. Laffely, S. Srinivasan, and R. Tessier, "An architecture and compiler for scalable on-chip communication," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 12, no. 7, pp. 711–26, Jul. 2004.
- [21] G. V. Varatkar and R. Marculescu, "On-chip traffic modeling and synthesis for MPEG-2 video applications," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 12, no. 1, pp. 108–119, Jan. 2004.
- [22] H. Kalte, D. Langen, E. Vonnahme, A. Brinkmann, and U. Rückert, "Dynamically reconfigurable system-on-programmable-chip," in *Proc. Euromicro Workshop Parallel, Distrib. Network-Based Process.*, 2002, pp. 235–242.
- [23] T. Marescaux, A. Bartic, D. Verkest, S. Vernalde, and R. Lauwereins, "Interconnection networks enable fine-grain dynamic multi-tasking in FPGAs," in *Proc. Int. Conf. Field-Program. Logic Appl.*, 2002, pp. 795–805.
- [24] C. Bobda, M. Majer, D. Koch, A. Ahmadiania, and J. Teich, "A dynamic NoC approach for communication in reconfigurable devices," in *Proc. Int. Conf. Field-Program. Logic Appl.*, 2004, pp. 1032–1036.
- [25] S. D. Haynes, H. G. Epsom, R. J. Cooper, and P. L. McAlpine, "ULTRASONIC: A reconfigurable architecture for video image processing," in *Proc. Int. Conf. Field-Program. Logic Appl.*, 2002, pp. 482–491.
- [26] P. Lysaght, B. Blodget, J. Mason, J. Young, and B. Bridgford, "Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs," in *Proc. Int. Conf. Field-Program. Logic Appl.*, 2006, pp. 12–17.
- [27] P. Sedcole, B. Blodget, T. Becker, J. Anderson, and P. Lysaght, "Modular dynamic reconfiguration in Virtex FPGAs," *IEE Proc. Comput. Digit. Techn.*, vol. 153, no. 3, pp. 157–164, May 2006.



Pete Sedcole (S'96–M'99) received the B.E. degree in electrical and electronic engineering from the University of Canterbury, Christchurch, New Zealand, and the Ph.D. degree from Imperial College London, London, U.K., in 1999 and 2006, respectively.

He is currently a Research Associate with the Department of Electrical and Electronic Engineering, Imperial College London, where he works on variation-aware design in reconfigurable systems. In between degrees, he was an Electronics Engineer with Trimble Navigation Ltd., Christchurch, New

Zealand, where he designed embedded electronics for navigational guidance systems and handheld GPS products.

Dr. Sedcole is a member of the IET.



Peter Y. K. Cheung (M'85–SM'04) received the B.S. degree with first class honors from Imperial College of Science and Technology, University of London, London, U.K., in 1973.

Since 1980, he has been with the Department of Electrical Electronic Engineering, Imperial College, where he is currently a Professor of digital systems and deputy head of the department. He runs an active research group in digital design, attracting support from many industrial partners. Before joining Imperial College he was with Hewlett Packard, Scotland.

His research interests include VLSI architectures for signal processing, asynchronous systems, reconfigurable computing using FPGAs, and architectural synthesis.

Prof. Cheung was elected as one of the first Imperial College Teaching Fellows in 1994 in recognition of his innovation in teaching.



George A. Constantinides (S'96–M'01) received the M.Eng. degree in information systems engineering and the Ph.D. degree in electrical and electronic engineering from Imperial College London, London, U.K., in 1998 and 2001, respectively.

Since 2002, he has been a Lecturer in digital systems in the Electrical and Electronic Engineering Department, Imperial College London. He is the author of over 60 refereed conference and journal papers and the book *Synthesis and Optimization of DSP Algorithms* (Kluwer, 2004).

His research interests include reconfigurable computing and electronic design automation, with a particular focus on numerical algorithms.

Dr. Constantinides was programme Co-Chair of the International Conference on Field-Programmable Logic and Applications (2003) and the International Conference on Field-Programmable Technology (2006), and serves on the Programme Committees of FPL, FPT, CODES+ISSS, DATE, ISCAS, and ARC. He is a member of the ACM, SIAM, and the MPS.



Wayne Luk (S'85–M'89) received the M.A., M.Sc., and D.Phil. degrees in engineering and computer science from the University of Oxford, Oxford, U.K.

He is Professor of Computer Engineering with the Department of Computing, Imperial College London, and a Visiting Professor with Stanford University, Stanford, CA, and Queen's University Belfast, Belfast, Northern Ireland. His research interests include theory and practice of customizing hardware and software for specific application domains, such as graphics and image processing, multimedia, and

communications. Much of his current work involves high-level compilation techniques and tools for parallel computers and embedded systems, particularly those containing reconfigurable devices such as field-programmable gate arrays.