

THE DERIVATION OF REGULAR SYNCHRONOUS CIRCUITS

WAYNE LUK and GERAINT JONES

*Programming Research Group, Oxford University Computing Laboratory,
11 Keble Road, Oxford, England OX1 3QD*

Abstract. An approach to derive parametrised representation of regular synchronous circuits from their specification is presented. A number of word level and bit level rank evaluator designs are developed to illustrate the techniques described.

INTRODUCTION

Design derivation involves recording the steps in developing a product from a specification, and the justification of design decisions in proceeding from one step to the next. This paper outlines a framework for deriving regular synchronous circuits so that they can be described succinctly and derived in a rigorous manner. This will also provide a basis for documenting design commitments and for evaluating design tradeoffs.

A specification describes the desired behaviour of a system. For the sake of clarity an expressive notation should be used to capture the specification precisely and comprehensibly. Our specifications are general predicates on the observable behaviour of the product. Familiar mathematical operators, such as the summation operator \sum , can be used in the specification.

Architectures are expressed in a restricted notation which allows efficient structures to be developed by stepwise refinement. The strength of regular architectures is that a relatively small number of predefined structures appears to be sufficient to capture the main design idioms. These structures correspond to common patterns of computation that can be laid out efficiently on a two-dimensional surface; they can be parametrised to cater for requirements of different applications. Our notation also possesses elegant algebraic properties which enable designs to be transformed by simple substitution of equal expressions. In particular, there are theorems that can be used to pipeline a circuit to any desirable degree.

The derivation of designs in our framework consists of two steps: rewriting the specification in terms of predefined structures to obtain a draft architecture, and optimising that architecture by successive correctness-preserving transformations using algebraic theorems. These steps can be repeated for developing, at a lower level of abstraction, architectures that still satisfy the original specification.

SPECIFYING AND DESCRIBING PARAMETRISED ARCHITECTURES

The design process starts with an unambiguous specification of what the system is to accomplish. Predicate logic provides a formalism to specify requirements clearly and precisely. A simple adder, for instance, can be defined by $ADD(x, y, z) \stackrel{\text{def}}{=} z = x + y$. For many systems, such as those for signal processing, this step is normally quite straightforward as the operations to be performed are generally well understood.

Next comes the problem of describing an architecture. Expressing both specification and architecture in the same notation simplifies the task of associating them. An architecture f is described by a binary relation [4,5], and is defined in the form $x f y \stackrel{\text{def}}{=} P(x, y)$ where x, y represent the interface signals and belong to $dom(f)$ and $rng(f)$ (domain and range of f) respectively, and P is a predicate describing the intended behaviour. The design process can then be seen as finding an appropriate expression for f that relates the interface signals x, y according to the specification P [2].

The converse f^{-1} of a circuit f is defined by $x(f^{-1})y \stackrel{\text{def}}{=} yfx$ and corresponds to reflecting f in a line orthogonal to the direction of signal flow. If f happens to be a function, then fx represents the value of f for the argument x . If there is a need to distinguish infix operators from relations the former will be underlined, so $y = a \underline{f} b \stackrel{\text{def}}{=} y = f(a, b) \equiv \langle a, b \rangle fy$.

For a circuit with ports on every side of its bounding box, the following convention is used to partition the interface signals into domain and range: signals for the west or north side are allocated to the domain, and those for the south or east side to the range. If there are two or more signals in the domain (or range), the signals are represented as *tuples* with the position of a particular signal corresponding to its relative position, and the tuple structure – the grouping of signals – reflecting the logical organisation of adjacent signals. As usual, subscripting a tuple with i extracts its i^{th} element (i starts from zero), so x_0 is the first element of tuple x . $x_{i,j}$ is defined to be $(x_i)_j$. The number of elements in x is written as $\#x$.

The empty tuple is denoted by $\langle \rangle$. Tuples are formed by constructors *append left* (app_L) and *append right* (app_R), which append an element to the left and to the right of a tuple respectively, so that

$$a \text{app}_L \langle b, c, d \rangle = \langle a, b, c \rangle \text{app}_R d = \langle a, b, c, d \rangle.$$

The following operations are used to manipulate tuples (I is defined to be $\text{dom}(x)$, and in case of zip , $\forall i \in I. \text{dom}(x_i) = J$):

$$\begin{array}{lll} x \text{el}_n z & \stackrel{\text{def}}{=} & z = x_{n-1} & (\text{select } n^{\text{th}} x, 1 \leq n \leq \#x), \\ x \text{zip } z & \stackrel{\text{def}}{=} & z = \langle \langle x_{i,j} \rangle \mid i \in I \rangle \mid j \in J & (\text{interleaving elements of } x), \\ \langle y, x \rangle \text{dist}_L z & \stackrel{\text{def}}{=} & z = \langle \langle y, x_i \rangle \mid i \in I \rangle & (\text{distribute } y \text{ to left of each } x_i), \\ \langle x, y \rangle \text{dist}_R z & \stackrel{\text{def}}{=} & z = \langle \langle x_i, y \rangle \mid i \in I \rangle & (\text{distribute } y \text{ to right of each } x_i), \\ x \text{rev } z & \stackrel{\text{def}}{=} & z = \langle x_{\#I-i-1} \mid i \in I \rangle & (\text{reverse } x), \\ x \text{id } z & \stackrel{\text{def}}{=} & z = x & (\text{identity relation}). \end{array}$$

These can be used to describe organisation of data, or can be implemented as wiring cells.

Circuits are combined by *circuit combinators* which are higher order functions mapping components to the circuit in which they are wired together. The definitions of some circuit combinators are given in Figure 1; because of lack of space the base case of inductive definitions is not given. These circuit combinators correspond to simple and regular patterns of interconnections, some of which are shown in Figure 2. They are parametrised by the type of components that they combine. Some of them, such as pipe, map, triangle and reduce, are parametrised by the array size as well: each combinator describes a family of circuits with the same structure.

Three wiring cells will be named: $\text{tj2} \stackrel{\text{def}}{=} [\text{id}, \text{id}]$, which corresponds to a T-junction of two branches, $\text{id2} \stackrel{\text{def}}{=} \text{id} \parallel \text{id}$, which corresponds to extending two buses of wires, and $\text{rev2} \stackrel{\text{def}}{=} [\text{el}_2, \text{el}_1]$, which corresponds to a cross-over circuit. They can be used to describe common wiring patterns; $\text{tj}_H^{(N)} \stackrel{\text{def}}{=} (\text{tj}_V^{(N)} \text{tj2}^{-1})^{-1}$ and $\text{tj}_V^{(N)} \stackrel{\text{def}}{=} (\text{tj}_H^{(N)} \text{tj2}^{-1})^{-1}$, for instance, represent circuits that broadcast a signal to $N + 1$ destinations.

For systems with sequential elements, we use streams – infinite tuples with the innermost subscript representing time – to describe and reason about them. A stream operator relates a single stream in its domain to a single stream in its range. Square brackets will be used to indicate the interleaving of a tuple of streams to form a stream of tuples, so that $[[x, y], z]_t = \langle \langle x_t, y_t \rangle, z_t \rangle$. A stream operator will be denoted by capitalising the first letter of the corresponding static operator; thus $[x, y] \text{Add } z \stackrel{\text{def}}{=} \forall t. z_t = x_t \text{add } y_t = x_t + y_t$. The same symbols are used for both stream and static circuit combinators – no confusion should arise since stream combinators will be confined to stream components and static combinators will be confined to static components.

A delay \mathcal{D} is defined by $x \mathcal{D} y \stackrel{\text{def}}{=} \forall t. y_t = x_{t-1}$. x_t 's with $t < 0$ can be regarded as undefined values or values defined by initialisation. An *anti-delay* \mathcal{D}^{-1} is such that $\mathcal{D}; \mathcal{D}^{-1} = \mathcal{D}^{-1}; \mathcal{D} = \text{Id}$. A latch is modelled by a delay with data flowing from domain to range, or by an anti-delay with data flowing from range to domain. From its definition \mathcal{D} can be used on all types of signals, so

$x(f; g)z$	$\stackrel{\text{def}}{=} \exists y. (x f y) \wedge (y g z)$	(sequential composition)
$\langle x, y \rangle (f \parallel g) \langle x', y' \rangle$	$\stackrel{\text{def}}{=} (x f x') \wedge (y g y')$	(parallel composition)
$\text{fst } f$	$\stackrel{\text{def}}{=} f \parallel \text{id}$	(apply to first)
$\text{snd } f$	$\stackrel{\text{def}}{=} \text{id} \parallel f$	(apply to second)
$z[f, g] \langle p, q \rangle$	$\stackrel{\text{def}}{=} (x f p) \wedge (x g q)$	(construction)
f^{n+1}	$\stackrel{\text{def}}{=} f; f^n$	(pipe)
$\text{app}_L; \alpha^{(n+1)} f$	$\stackrel{\text{def}}{=} f \parallel \alpha^{(n)} f; \text{app}_L$	(map)
$\text{app}_R; \Delta_L^{(n+1)} f$	$\stackrel{\text{def}}{=} \text{fst}(\alpha f; \Delta_L^{(n)} f); \text{app}_R$	(left triangle)
$\text{app}_L; \Delta_R^{(n+1)} f$	$\stackrel{\text{def}}{=} \text{snd}(\alpha f; \Delta_R^{(n)} f); \text{app}_L$	(right triangle)
$\langle a, \langle b, c \rangle \rangle (f \rightarrow g) \langle \langle p, q \rangle, r \rangle$	$\stackrel{\text{def}}{=} \exists s. \langle a, b \rangle f \langle p, s \rangle \wedge \langle s, c \rangle g \langle q, r \rangle$	(f beside g)
$\langle \langle a, b \rangle, c \rangle (f \downarrow g) \langle p, \langle q, r \rangle \rangle$	$\stackrel{\text{def}}{=} \exists s. \langle b, c \rangle f \langle s, r \rangle \wedge \langle a, s \rangle g \langle p, q \rangle$	(f above g)
$f \overline{\downarrow} g$	$\stackrel{\text{def}}{=} \text{el}_1^{-1}; ((\text{el}_1; f) \downarrow (g; \text{el}_2^{-1})); \text{el}_2$	(flat above)
$\text{snd } \text{app}_R; \backslash_H^{(n+1)} f$	$\stackrel{\text{def}}{=} (\backslash_H^{(n)} f \rightarrow f); \text{fst } \text{app}_R$	(horizontal array)
$\text{fst } \text{app}_L; \backslash_V^{(n+1)} f$	$\stackrel{\text{def}}{=} (\backslash_V^{(n)} f \downarrow f); \text{snd } \text{app}_L$	(vertical array)
$/_H f$	$\stackrel{\text{def}}{=} \backslash_H(f; \text{el}_2^{-1}); \text{el}_2$	(horizontal reduce)
$/_V f$	$\stackrel{\text{def}}{=} \backslash_V(f; \text{el}_1^{-1}); \text{el}_1$	(vertical reduce)
$\backslash^{(m,n)} f$	$\stackrel{\text{def}}{=} \backslash_V^{(m)}(\backslash_H^{(n)} f)$	(rectangular array)
$\text{app}_R \parallel \text{app}_R; \text{trail}^{(n+1)}(P, Q)$	$\stackrel{\text{def}}{=} (\backslash_H P \rightarrow Q) \downarrow (\text{trail}^{(n)}(P, Q) \rightarrow \backslash_V P);$ $\text{app}_R \parallel \text{app}_R$	(Q's on trailing diagonal of a square array of P's)

Note: prefix circuit combinators have a higher binding power than infix ones, and sequential composition has the least binding power, so $\alpha f; g \rightarrow h$ means $(\alpha f); (g \rightarrow h)$. Bracketed superscripts are size parameters, often omitted when they can be deduced from environment.

Figure 1. Definitions of circuit combinators




Figure 2. Pictures of some circuit combinators

that for example $\mathcal{D}; \alpha F = \alpha \mathcal{D}; \alpha F = \alpha(\mathcal{D}; F)$.

DERIVING DESIGNS

A specification needs to be recast in circuit combinators before the algebraic theorems outlined below can be applied. This can usually be done by the method of *divide-and-conquer*: decompose the specification into components which can be implemented by known architectures, and combine the architectures by circuit combinators. For instance, if specification \mathcal{P} can be decomposed into $\mathcal{P}1$ and $\mathcal{P}2$ which can be implemented by architectures $P1$ and $P2$ respectively, that is, if

$$\begin{aligned} \mathcal{P}(x, y) &\equiv \exists z. \mathcal{P}1(x, z) \wedge \mathcal{P}2(y, z) \\ &\equiv \exists z. (x P1 z) \wedge (z P2 y), \end{aligned}$$

then $\mathcal{P}(x, y) \equiv x(P1; P2)y$. A designer will know how to implement certain specifications directly: for example given that $\forall t. \text{dom}(x_t) = K$, then

$$\forall t. y_t = \sum_{0 \leq k < \#K} x_{t,k} \equiv x([!0, Id]; /_H \text{Add}) y \quad \text{where } \langle p, q \rangle \text{add } r \stackrel{\text{def}}{=} p + q = r.$$

($x(!c)y$ is defined to be $\forall t. y_t = c$.) This theorem can be proved by induction on the size of x . Of course, this is one of many possible ways to implement summation.

The algorithm is fixed once the specification has been expressed in circuit combinators that define the shape of the circuit. The expression can then be refined by algebraic theorems which state the behavioural equivalence of distinct expressions. Circuits are transformed by substitution of equals using these theorems. The theorems discussed in this paper can be divided into several classes.

The two sides of a *bracketing theorem* represent different views of the same circuit layout; it is like bracketing the same circuit layout in different ways. The most familiar example is the associative law of sequential composition: $f; (g; h) = (f; g); h$. Other examples include distributive laws like $\alpha(f; g) = \alpha f; \alpha g$, and $\backslash_H(\text{snd } g; f) = \text{snd } \alpha g; \backslash_H f$ and $(/V^{(n)}f^{-1})^{-1} \perp (/H^{(n)}g) = (f \perp g)^n$.

Flipping theorems express the reflectional symmetries in regular structures; they relate circuits to their mirror images. Some examples are $(f; g)^{-1} = g^{-1}; f^{-1}$ and $(\backslash_V f)^{-1} = \backslash_H(f^{-1})$.

Zippering theorems relates circuits with connections interleaved in different ways and can be used to interleave bundles of wires to minimise their length and the number of cross-overs. Here are a couple of examples to convey their flavour: $(\text{zip}; f; \text{zip})^n = \text{zip}; f^n; \text{zip}$ and $\backslash_H(\text{zip}; \alpha f; \text{zip}) = \text{sndzip}; (\text{zip}; \alpha(\backslash_H f); \text{zip}); \text{fstzip}$.

Retiming is a well-known technique to achieve pipelining by relocating latches to reduce combinational rippling. For systems containing no primitives which possess a measure of absolute time, adding n delays to every domain signal and n anti-delays to every range signal (or vice versa) will not alter its behaviour: $\mathcal{D}^n; F; \mathcal{D}^{-n} = \mathcal{D}^{-n}; F; \mathcal{D}^n = F$. *Retiming theorems* for our circuit combinators can then be derived, such as

$$F^n = (F; \mathcal{D})^n; \mathcal{D}^{-n}, \quad (1)$$

$$\backslash_H^{(n)} F = \text{snd } \Delta_R \mathcal{D}; \backslash_H^{(n)}(F; \text{snd } \mathcal{D}); \Delta_R \mathcal{D}^{-1} \parallel \mathcal{D}^{-n}, \quad (2)$$

$$\backslash^{(m,n)} F = \Delta_L \mathcal{D} \parallel \Delta_R \mathcal{D}; \backslash^{(m,n)}(F; \mathcal{D}); (\mathcal{D}^{-m}; \Delta_R \mathcal{D}^{-1}) \parallel (\mathcal{D}^{-n}; \Delta_L \mathcal{D}^{-1}), \quad (3)$$

$$F^{k \times n} = (F^k; \mathcal{D})^n; \mathcal{D}^{-n}, \quad (4)$$

$$\backslash_H^{(n)}(\backslash_H^{(k)} F) = \text{snd } \Delta_R \mathcal{D}; \backslash_H^{(n)}(\backslash_H^{(k)} F; \text{snd } \mathcal{D}); \Delta_R \mathcal{D}^{-1} \parallel \mathcal{D}^{-n}, \quad (5)$$

$$\backslash^{(m,n)}(\backslash^{(k,k)} F) = \Delta_L \mathcal{D} \parallel \Delta_R \mathcal{D}; \backslash^{(m,n)}(\text{trail}^{(k)}(F, F; \mathcal{D})); (\mathcal{D}^{-m}; \Delta_R \mathcal{D}^{-1}) \parallel (\mathcal{D}^{-n}; \Delta_L \mathcal{D}^{-1}). \quad (6)$$

These theorems are still true if all delays are changed to anti-delays and anti-delays to delays. The significance of theorems (4–6) is that a single expression, such as $(F^k; \mathcal{D})^n$, represents an array with elements which are themselves arrays so that the degree of pipelining can be controlled by adjusting the size of the component arrays. See [2] for a more detailed discussion of this topic.

Other theorems correspond to well-known numerical identities, such as for negation and addition of integers: $\alpha \text{negate}; \text{add} = \text{add}; \text{negate}$.

DATA REFINEMENT

One often designs a word level circuit first and then refines it to bit level. Data refinement is a useful technique that allows bit level architectures to be developed from the corresponding word level architectures. The essential idea is to use an *abstraction function* to map concrete data (such as bits) to abstract data (such as integers), and to ensure that for a given concrete signal x the abstract representation of the range signal of the concrete operation f_c is the same as the range signal of the corresponding abstract operation f_a on abstract data: $\text{abs}(f_c x) = f_a(\text{abs } x)$.

An abstraction function mapping a tuple of bits to a number can be defined as

$$\begin{aligned} \text{abs } \langle \rangle &\stackrel{\text{def}}{=} 0, \\ \text{abs } (zs \text{ app}_R x) &\stackrel{\text{def}}{=} 2 \times \text{abs } zs + x \end{aligned}$$

where $x \in \{0,1\}$ and $\forall i \in \text{dom}(zs). zs_i \in \{0,1\}$. The first element of the tuple is the most significant bit.

To illustrate the design procedure, consider developing a bit level architecture *adds* to increment a number, represented by a tuple of bits, by one or zero. That is, given that *zs* is a tuple of bits and that *y* is a single bit, *adds* has to satisfy

$$abs(adds\langle zs, y \rangle) = abs\ zs + y. \quad (7)$$

To find an expression for *adds*, consider the induction case of right hand side of (7):

$$\begin{aligned} abs(xs\ \underline{app}_R\ x) + y &= 2 \times abs\ xs + x + y \\ &= 2 \times (abs\ xs + c) + s \quad \text{where } 2 \times c + s = x + y \\ &= 2 \times abs(adds\langle xs, c \rangle) + s \quad (\text{by induction hypothesis}) \\ &= abs((adds\langle xs, c \rangle)\ \underline{app}_R\ s) \\ &= abs(p\ \underline{app}_L\ ps\ \underline{app}_R\ s) \quad \text{where } p\ \underline{app}_L\ ps = adds\langle xs, c \rangle, \end{aligned}$$

so if $adds\langle xs\ \underline{app}_R\ x, y \rangle = p\ \underline{app}_L\ ps\ \underline{app}_R\ s$ then (7) will be satisfied. Moreover, if

$$\begin{aligned} \langle x, y \rangle hadd\langle c, s \rangle &\stackrel{\text{def}}{=} x + y = 2 \times c + s, \quad \text{then since} \\ (\backslash_V f)(as\ \underline{app}_R\ a, b) &= \langle b', as'\ \underline{app}_R\ a' \rangle \quad \text{where } \langle b', as' \rangle = (\backslash_V f)(as, z) \wedge \langle z, a' \rangle = f(a, b), \end{aligned}$$

the definition $adds \stackrel{\text{def}}{=} \backslash_V hadd$; *app_L* will satisfy the induction case of (7). This definition also satisfies the base case of (7).

As another example, consider implementing a function *sm* by a bit level architecture *smbs*. Given two numbers *x* and *y*, $x\ \underline{sm}\ y \stackrel{\text{def}}{=} 1$ if $x < y$, otherwise $x\ \underline{sm}\ y \stackrel{\text{def}}{=} 0$. This time let us represent the most significant bit as the *last* element of the tuple. The abstraction function then becomes $abs'\ x \stackrel{\text{def}}{=} abs(rev\ x)$. *smbs* should satisfy

$$smbs\langle xs, ys \rangle = (abs'\ xs)\ \underline{sm}\ (abs'\ ys). \quad (8)$$

smbs can be derived by noting that

$$abs'(xs\ \underline{app}_R\ x) < abs'(ys\ \underline{app}_R\ y) \equiv (x < y) \vee ((x = y) \wedge (abs'\ xs < abs'\ ys)),$$

which gives

$$abs'(xs\ \underline{app}_R\ x)\ \underline{sm}\ abs'(ys\ \underline{app}_R\ y) = (x\ \underline{smbit}\ y)\ \underline{or}\ ((x\ \underline{eq}\ y)\ \underline{and}\ (abs'\ xs\ \underline{sm}\ abs'\ ys))$$

where $x\ \underline{smbit}\ y = y\ \underline{and}\ (not\ x)$, $x\ \underline{eq}\ y \stackrel{\text{def}}{=} 1$ if $x = y$ otherwise $x\ \underline{eq}\ y \stackrel{\text{def}}{=} 0$, and *and*, *or* and *not* are bit level and-gates, or-gates and inverters respectively. Furthermore it can be shown that $smbs \stackrel{\text{def}}{=} [!0, zip]; /_H\ smb$ where $p\ \underline{smb}\ (q, r) = (q\ \underline{smbit}\ r)\ \underline{or}\ ((q\ \underline{eq}\ r)\ \underline{and}\ p)$ satisfies (8), which follows from

$$\left. \begin{aligned} g\langle \langle \rangle, \langle \rangle \rangle &= c \\ g\langle xs\ \underline{app}_R\ x, ys\ \underline{app}_R\ y \rangle &= f\langle g\langle xs, ys \rangle, \langle x, y \rangle \rangle \end{aligned} \right\} \equiv g = [!c, zip]; /_H\ f.$$

RANK EVALUATION: SPECIFICATION AND WORD LEVEL DESIGNS

A circuit for rank evaluation can be specified as follows [3]: given a window of length $N + 1$ and input *x*, compute output *y* such that

$$\forall t. y_t = \sum_{1 \leq n \leq N} x_{t-n}\ \underline{sm}\ x_t.$$

A preliminary architecture can be derived by decomposing the specification into several stages each of which can be directly implemented by the architectures on the left hand side of the following equations:

$$\begin{aligned} x(Tj2; \text{snd}(Tj_H^{(N)}; El_1))\ ya &\equiv \forall t. ya_t = \langle x_t, xs_t \rangle \quad \text{where } \forall n : 0 \leq n < N. xs_{t,n} = x_t, \\ ya(Dist_L)\ yb &\equiv \forall t, n : 0 \leq n < N. yb_{t,n} = \langle x_t, x_t \rangle, \\ yb(\Delta_R\ \text{fst}\ \mathcal{D}; \alpha\ \text{fst}\ \mathcal{D})\ yc &\equiv \forall t, n : 0 \leq n < N. yc_{t,n} = \langle x_{t-n-1}, x_t \rangle, \\ yc(\alpha\ Sm)\ yd &\equiv \forall t, n : 0 \leq n < N. yd_{t,n} = x_{t-n-1}\ \underline{sm}\ x_t, \\ yd([!0, Id]; /_H\ Add)\ y &\equiv \forall t. y_t = \sum_{0 \leq n < N} x_{t-n-1}\ \underline{sm}\ x_t = \sum_{1 \leq n \leq N} x_{t-n}\ \underline{sm}\ x_t. \end{aligned}$$

The intermediate streams *ya*, *yb*, *yc* and *yd* can be eliminated by sequential composition to give

$$x \text{ Re0 } y \equiv \forall t. y_t = \sum_{1 \leq n \leq N} x_{t-n} \text{ sm } x_t, \text{ where}$$

$$\text{Re0} \stackrel{\text{def}}{=} \text{Tj2}; \text{snd}(Tj_H^{(N)}; E_1); \text{Dist}_L; \triangle_R \text{fstD}; \alpha \text{fstD}; \alpha \text{Sm}; [!0, \text{Id}]; /_H \text{Add}.$$

By implementing Dist_L as an array of wiring cells for broadcasting: $\text{Dist}_L = \setminus_H [\text{Id2}, E_1]; E_1$, by noting that



$$\text{snd}(\alpha F; \triangle_R G); \setminus_H [\text{Id2}, E_1]; E_1 = \setminus_H [\text{Id2}, E_1]; E_1; \alpha \text{snd} F; \triangle_R \text{snd} G,$$

and by using theorem (2) and other bracketing theorems, Re0 can be transformed to Re1 :

$$\text{Re1} \stackrel{\text{def}}{=} [!0, \text{Tj2}]; \text{Re1cell}^N; E_1 \text{ where } \text{Re1cell} \stackrel{\text{def}}{=} (\text{fstD}; [\text{Sm}, \text{Id2}]) \perp \text{Add}.$$

Re1 can be pipelined by every K cells by retiming theorem (4) so that $\text{Re2}; \mathcal{D}^{-M} = \text{Re1}$, where

$$\text{Re2} \stackrel{\text{def}}{=} [!0, \text{Tj2}]; (\text{Re1cell}^K; \mathcal{D})^M; E_1 \text{ (given } K > 0 \text{ and } K \times M = N \text{)}.$$

Figure 3. Re0 Figure 4. Re2 ($K = 2, M = 2$)

A faster circuit can be obtained by pipelining the Sm cell and the adder,

$$\text{Re3} \stackrel{\text{def}}{=} [!0, \text{Tj2}]; \text{Re3cell}^N; E_1 \text{ where } \text{Re3cell} \stackrel{\text{def}}{=} (\text{fstD}; [\text{Sm}; \mathcal{D}, \text{Id2}]) \perp (\text{Add}; \mathcal{D}),$$

which satisfies $\text{fstD}; \text{Re3}; \mathcal{D}^{-(N+1)} = \text{Re1}$.

All circuits derived so far have unidirectional flow data. Circuits with counter-flowing data can be derived by using the following theorem to move the T-junction from the top left-hand corner of Re1 to the top right-hand corner:

$$\text{Tj2}; (/ \nu (\text{fstD}; [F, \text{Id2}])^{-1})^{-1}; E_1 = E_1^{-1}; (/ \nu [F, \text{fstD}^{-1}]^{-1})^{-1}; \text{snd Tj2}^{-1}; E_1; \text{Rev},$$

and since $\text{snd Rev}; /_H \text{Add} = /_H \text{Add}$, Re1 can be transformed to Re4 :

$$\text{Re4} \stackrel{\text{def}}{=} [!0, E_2^{-1}]; \text{Re4cell}^N; \text{snd Tj2}^{-1}; E_1 \text{ where } \text{Re4cell} \stackrel{\text{def}}{=} [\text{Sm}, \text{fstD}^{-1}] \perp \text{Add}.$$

Re4 can be pipelined in several ways. We can make it 2-slow by doubling every delay and anti-delay in the circuit [2] and then apply retiming theorem (1) to give

$$\begin{aligned} \text{Re5} &\stackrel{\text{def}}{=} [!0, E_2^{-1}]; \text{Re5cell}^N; \text{snd Tj2}^{-1}; E_1, \\ \text{Re5cell} &\stackrel{\text{def}}{=} [\text{Sm}, \mathcal{D}^{-1} \parallel \mathcal{D}] \perp (\text{Add}; \mathcal{D}). \end{aligned}$$


However, only one of a pair of adjacent processors is active at any time, hence doubling the cycle time for a particular computation. This can be avoided by pipelining Re4 by every K cells ($K > 1$ and $K \times M = N$), so that $\text{Re6}; \mathcal{D}^{-M} = \text{Re4}$, where

$$\begin{aligned} \text{Re6} &\stackrel{\text{def}}{=} [!0, E_2^{-1}]; \text{Re6cell}^M; \text{snd Tj2}^{-1}; E_1 \text{ and } \text{Re6cell} \stackrel{\text{def}}{=} \text{Re4cell}^{K-1}; \text{Re4cell}', \\ \text{Re4cell}' &\stackrel{\text{def}}{=} [\text{Sm}, \text{sndD}] \perp (\text{Add}; \mathcal{D}). \end{aligned}$$

An alternative way of partially pipelining Re4 would have $\text{Re7}; \mathcal{D}^{-(K-1)M} = \text{Re4}$, where

$$\begin{aligned} \text{Re7} &\stackrel{\text{def}}{=} [!0, E_2^{-1}]; \text{Re7cell}^M; \text{snd Tj2}^{-1}; E_1, \\ \text{Re7cell} &\stackrel{\text{def}}{=} \text{Re4cell}^{K-1}; \text{Re4cell}. \end{aligned}$$

Some simple measures of design tradeoffs for the architectures developed are given in Table 1.

Figure 5. Design Re6 ($K = 3$, $M = 2$)

● = \mathcal{D}
○ = \mathcal{D}^{-1}


Figure 6. Design Re7 ($K = 3$, $M = 2$)

Table 1. Comparison of word level rank evaluator designs

Data flow	Design	Min. clock period (for a particular computation)	Latency	Slow- down by 2	Number of latches in array
Unidir. flow	Re1	$T_{Sm} + NT_{Add}$	N	No	N
	Re2 ($K > 0$)	$T_{Sm} + KT_{Add}$	$\frac{N(K+1)}{K}$	No	$\frac{N(K+3)}{K}$
	Re3	$\max(T_{Sm}, T_{Add})$	$2N + 1$	No	$5N$
Contra- flow	Re4	$T_{Sm} + NT_{Add}$	N	No	N
	Re5	$2(T_{Sm} + T_{Add})$	$3N$	Yes	$3N$
	Re6 ($K > 1$)	$T_{Sm} + KT_{Add}$	$\frac{N(K+1)}{K}$	No	$\frac{N(K+1)}{K}$
	Re7 ($K > 1$)	$\max((K-1)T_P + T_{Sm} + T_{Add}, T_{Sm} + 2T_{Add})$	$\frac{N(2K-1)}{K}$	No	$\frac{N(2K-1)}{K}$

N : number of word level rank evaluator cells

K : clustering cells in groups of K cells

T_P : propagation delay across a cell

T_{Sm}, T_{Add} : the combinational delay of cell Sm, Add

RANK EVALUATION: DATA REFINEMENT AND BIT LEVEL DESIGNS

$Relcell$ can be separated into a combinational part $Relcella$ and a register:

$$\begin{aligned} Relcell &= \text{snd}(\text{fst}\mathcal{D}); Relcella \quad \text{where} \quad relcella \stackrel{\text{def}}{=} sma \perp add \\ &\quad \text{and} \quad sma \stackrel{\text{def}}{=} [sm, id2]. \end{aligned}$$

$relcellc$, the concrete (bit level) implementation of $relcella$, should satisfy

$$abs; relcella = relcellc; abs. \quad (9)$$

abs is defined in the section on data refinement. For convenience, we shall use abs to denote the abstraction of all bit components in a tuple, for example $abs \langle \langle 0, 1 \rangle, \langle 1, 1 \rangle, \langle 1, 0 \rangle \rangle = \langle \langle 1, 3 \rangle, 2 \rangle$.

If smc and $addc$ are the concrete implementations of sma and add respectively, then (9) will hold if $relcellc = smc \perp addc$, and $smc; abs = abs$; sma and $addc; abs = abs$; add . Since

$$\begin{aligned} \alpha rev; abs; sm &= smbs, \\ abs; sm &= \alpha rev; smbs \\ &= \alpha rev; [!0, zip]; /_H smb. \end{aligned}$$

Therefore a satisfactory smc is

$$\begin{aligned} smc &\stackrel{\text{def}}{=} [\alpha rev; [!0, zip]; /_H smb, id2] \\ &= [\alpha rev, id2]; \text{fst}([!0, zip]; /_H smb) \quad \text{since} \quad [f; g, h] = [f, h]; \text{fst}g, \\ &= zip; \alpha tj2; zip; (rev; [!0, id]; /_H smb) \parallel zip \\ &\quad \text{since} \quad [\alpha rev, id2] = zip; \alpha tj2; zip; (rev; zip) \parallel zip, \\ &= zip; [id, !0]; \setminus_V smcell; \text{snd}zip \quad \text{where} \quad smcell \stackrel{\text{def}}{=} [rev2; smb, el_1] \\ &\quad \text{since} \quad \alpha tj2; zip; \text{fst}(rev; [!c, id]; /_H f) = [id, !c]; \setminus_V [rev2; f, el_1]. \end{aligned}$$

$addc$, the bit level implementation of add , is similar to $adds$ developed in the section on data refinement except that the inputs are assumed to be small enough not to affect the most significant bit which will be stripped off: $abs(addc(xs, y)) = abs\ xs + y$ where $addc \stackrel{\text{def}}{=} \setminus_V hadd; el_2$.

Given that S and A are the number of rows of $Smcell$ and $Hadd$ cells respectively, and using $Tj_V^{(A)}$; El_2 ; $\alpha !0$ to implement at bit level the constant generator $!0$ in the definition of Rel , a bit level circuit corresponding to Rel is given by

$$[Tj_V^{(A)}; El_2; \alpha !0, Tj2]; (\text{snd}(\text{fst}\mathcal{D}); Relcellc)^N; El_1$$

which can be transformed to $Reb1$ where

$$\begin{aligned} Reb1 &\stackrel{\text{def}}{=} [Id, [\alpha Tj2, Id]]; Sm1array \perp Hadd1array; El_1, \\ Sm1array &\stackrel{\text{def}}{=} \text{snd}(Tj_H^{(N)}; El_1; \alpha !0); \setminus^{(S, N)} Sm1cell, \\ Sm1cell &\stackrel{\text{def}}{=} \text{fst}(\text{fst}\mathcal{D}); Smcell, \\ Hadd1array &\stackrel{\text{def}}{=} \text{fst}(Tj_V^{(A)}; El_2; \alpha !0); \setminus^{(A, N)} Hadd; El_2. \end{aligned}$$

Using retiming theorem (6), $Reb1$ can be pipelined by every K by K cluster of cells ($K > 0$, $P \times K = S$, $Q \times K = A$ and $M \times K = N$), giving

$$\begin{aligned} Reb2 &\stackrel{\text{def}}{=} [Id, [\triangle_L \mathcal{D}; \alpha \alpha Tj2, Id]]; Sm2array \perp Hadd2array; El_1; \mathcal{D}^{-(P+Q)}; \triangle_L \mathcal{D}^{-1}, \\ Sm2array &\stackrel{\text{def}}{=} \text{snd} Tj0_H; \setminus^{(P, M)} (\text{trail}^{(K)}(Sm1cell, Sm1cell; \mathcal{D})), \\ Tj0_H &\stackrel{\text{def}}{=} (/^{(M)} (/^{(K)} Tj2^{-1}))^{-1}; El_1; \alpha \alpha !0, \\ Hadd2array &\stackrel{\text{def}}{=} \text{fst} Tj0_V; \setminus^{(Q, M)} (\text{trail}^{(K)}(Hadd, Hadd; \mathcal{D})); El_2, \\ Tj0_V &\stackrel{\text{def}}{=} (/^{(Q)} (/^{(K)} Tj2^{-1}))^{-1}; El_2; \alpha \alpha !0. \end{aligned}$$

A bit level circuit corresponding to *Re4* is given by

$$\begin{aligned}
 \text{Reb3} &\stackrel{\text{def}}{=} [Id, [\alpha E_2^{-1}, Id]]; \text{Sm3array} \underline{\text{Hadd3array}}; E_1, \\
 \text{Sm3array} &\stackrel{\text{def}}{=} \text{snd}(Tj_H^{(N)}; E_1; \alpha!0); \setminus^{(S,N)} \text{Sm3cell}; \text{snd} \alpha Tj_2^{-1}, \\
 \text{Sm3cell} &\stackrel{\text{def}}{=} \text{Smcell}; \text{snd}(\text{fst} \mathcal{D}^{-1}), \\
 \text{Hadd3array} &\stackrel{\text{def}}{=} \text{fst}(Tj_V^{(A)}; E_2; \alpha!0); \setminus^{(A,N)} \text{Hadd}; E_2.
 \end{aligned}$$

Reb3 can be fully pipelined by making it 2-slow and then applying retiming theorem (3):

$$\begin{aligned}
 \text{Reb4} &\stackrel{\text{def}}{=} [Id, [\Delta_L \mathcal{D}; \alpha \alpha E_2^{-1}, Id]]; \text{Sm4array} \underline{\text{Hadd4array}}; E_1; \mathcal{D}^{-(S+A)}; \Delta_L \mathcal{D}^{-1}, \\
 \text{Sm4array} &\stackrel{\text{def}}{=} \text{snd}(Tj_H^{(N)}; E_1; \alpha!0); \setminus^{(S,N)} \text{Sm4cell}; \text{snd} \alpha Tj_2^{-1}, \\
 \text{Sm4cell} &\stackrel{\text{def}}{=} \text{Smcell}; \mathcal{D} \parallel (\mathcal{D}^{-1} \parallel \mathcal{D}), \\
 \text{Hadd4array} &\stackrel{\text{def}}{=} \text{fst}(Tj_V^{(A)}; E_2; \alpha!0); \setminus^{(A,N)} (\text{Hadd}; \mathcal{D}); E_2.
 \end{aligned}$$

Alternatively, using retiming theorem (6) *Reb3* can be pipelined by every K by K cluster of cells ($K > 1$, $P \times K = S$, $Q \times K = A$ and $M \times K = N$), giving

$$\begin{aligned}
 \text{Reb5} &\stackrel{\text{def}}{=} [Id, [\Delta_L \mathcal{D}; \alpha \alpha E_2^{-1}, Id]]; \text{Sm5array} \underline{\text{Hadd5array}}; E_1; \mathcal{D}^{-(P+Q)}; \Delta_L \mathcal{D}^{-1}, \\
 \text{Sm5array} &\stackrel{\text{def}}{=} \text{snd } Tj_0_H; \setminus^{(P,M)} (\text{trail}^{(K)}(\text{Sm3cell}, \text{Sm5cell})); \text{snd} \alpha Tj_2^{-1}, \\
 \text{Sm5cell} &\stackrel{\text{def}}{=} \text{Smcell}; \mathcal{D} \parallel (\text{snd} \mathcal{D}), \\
 \text{Hadd5array} &\stackrel{\text{def}}{=} \text{fst } Tj_0_V; \setminus^{(Q,M)} (\text{trail}^{(K)}(\text{Hadd}, \text{Hadd}; \mathcal{D})); E_2.
 \end{aligned}$$




Figure 7. Design *Reb2* ($K = M = P = Q = 2$)

Figure 8. Design *Reb5* ($K = M = P = Q = 2$)

Some simple measures of design tradeoff for these bit level circuits are given in Table 2.

Table 2. Comparison of bit level rank evaluator designs

<i>Data flow</i>	<i>Design</i>	<i>Min. clock period (for a particular computation)</i>	<i>Latency</i>	<i>Slow- down by 2</i>	<i>Number of latches in array</i>
<i>Unidir. flow</i>	<i>Reb2</i>	KT_{max}	$\frac{N(K+1)+S}{K}$	No	$\frac{SN(K+3)+2AN}{K}$
	<i>(K > 0)</i>				
<i>Contra- flow</i>	<i>Reb4</i>	$2T_{max}$	$3N+S$	Yes	$3SN+2AN$
	<i>Reb5</i>	KT_{max}	$\frac{N(K+1)+S}{K}$	No	$\frac{SN(K+1)+2AN}{K}$
	<i>(K > 1)</i>				

N : number of columns of *Smcell*
 S : number of rows of *Smcell*
 A : number of rows of *Hadd*
 K : clustering cells in groups of K by K cells
 T_{max} : $\max(T_{Smcell}, T_{Hadd})$

CONCLUSION

The importance of specifying and verifying regular array designs has been clear [1]. We have presented a framework for the coherent development of a parametrised architecture from the specification of a system. It has the advantage of being modular, separating concerns of accurate specification and of adequate performance. Precision and correctness can be maintained and checked at every stage of the design, and successive transformations summarise the design decisions made at each step. The tradeoff resulting from different design options can be evaluated.

Our work also provides the basis for computer-aided design tools facilitating the construction of regular array circuits. Simulators, floorplanners and transformation assistants have been prototyped; we intend to develop them further to cater for more sophisticated designs.

Acknowledgement. We thank Andrew McCabe for suggesting the rank evaluation problem and Stuart Wilson for discussions on rank evaluator designs. This work has been undertaken as part of the UK Alvey Programme (Project ARCH 013) whose support is gratefully acknowledged. The first author also expresses his gratitude to St. Edmund Hall, Oxford for a Brockhues Senior Scholarship.

References

- [1] H.T. Kung, "Why systolic architectures?" *Computer*, vol. 15, no. 1, p. 37, 1982.
- [2] W. Luk and G. Jones, "Structuring and reasoning about regular array designs," submitted for publication.
- [3] I.N. Parker, "VLSI architecture," in *VLSI image processing*, R.J. Offen (ed.), Collins, London, p. 99, 1985.
- [4] M. Sheeran, "Describing and reasoning about circuits using relations," to appear in *Proc. 1986 Leeds workshop on theoretical aspects of VLSI architectures*.
- [5] M. Sheeran and G. Jones, "Relations + higher order functions = hardware descriptions," *Proc. CompEuro*, Hamburg, p. 303, 1987.