Assume a switch delay of 2 cycles, 128 wires per node each capable of transmitting one bit per cycle.
Ignore and as these cancel out.
For 64 nodes: