Next: Branches in a dynamic superscalar
Up: Multiple instructions/cycle
Previous: IDEA: trace scheduling
(H&P pp.282)
- Dynamic scheduling should reduce dependence on
sophisticated compiler and large no of registers
- Key issue:
What hazards can block simultaneous issue?
- Can issue dependent
inst
s together
- ... tags for dependent inst
s can be issued to
reserv
stations concurrently
- But must check for structural stalls:
all reserv
stations full, or
two inst
s need same one
- Issue is in-order: if inst
i of
an n-word package has an issue stall,
it's very hard to issue inst
i+1-inst
n
- (n completions/clock needs n CDBs)
- Nasty problem: