|
|
|
| Main memory |
||
| x |
||
| Interconnection
network |
| CPU |
| Processor 1 |
| Processor 2 |
| Processor 0 |
|
|
|
|
|
| • | Suppose
processor 0 loads memory location x |
|||
| • | x is fetched from main memory and allocated into |
|||
| processor
0’s cache(s) |
||||