|
|
|
| Main memory |
||
| x |
||
| Interconnection
network |
| CPU |
| Processor 1 |
| Processor 2 |
| Processor 0 |
|
|
|
|
|
| • | Suppose
processor 2 loads memory location x |
|||
| • | How does it know whether to get x from |
|||
| main memory, processor 0 or processor 1? |
||||
