

# 332

## Advanced Computer Architecture

### Chapter 1.4

## The stored program concept and the Turing Tax

October 2023


Paul H J Kelly

These lecture notes are partly based on the course text, Hennessy and Patterson's *Computer Architecture, a quantitative approach* (6<sup>th</sup> ed), and on the lecture slides of David Patterson's Berkeley course (CS252)

Course materials online on


<https://scientia.doc.ic.ac.uk/2223/modules/60001/materials> and  
<https://www.doc.ic.ac.uk/~phjk/AdvancedCompArchitecture/aca20/>

# J Presper Eckert (1919-1995)



Co-inventor of, and chief engineer on, the ENIAC, arguably the first general-purpose computer (first operational Feb 14<sup>th</sup> 1946)

27 tonnes, 150KW, 5000 cycles/sec



J.G. Brainerd & T.K. Sharpless. "The ENIAC." pp 163-172 Electrical Engineering, Feb 1948.


See also Eckert himself, <https://www.youtube.com/watch?v=G8R6li54R20>,

a google talk by Brian L Stuart on how it actually worked, <https://www.youtube.com/watch?v=c-5n5l4wOig>

and [https://www.researchgate.net/profile/Edward\\_Davidson/publication/2985546\\_Introduction\\_to\\_The\\_ENIAC/links/56ec23b808aefd0fc1c7266f/Introduction-to-The-ENIAC.pdf](https://www.researchgate.net/profile/Edward_Davidson/publication/2985546_Introduction_to_The_ENIAC/links/56ec23b808aefd0fc1c7266f/Introduction-to-The-ENIAC.pdf)




# ENIAC: “setting up the machine”




ENIAC was designed to be set up manually by plugging arithmetic units together (reconfigurable logic)

- You could plug together quite complex configurations
- **Parallel** - with multiple units working at the same time



Gloria Gorden and Ester Gerston: programmers on ENIAC





Jean Jennings (left), Marlyn Wescoff (center), and Ruth Lichterman program ENIAC

<https://imgur.com/gallery/nh38c> and <http://fortune.com/2014/09/18/walter-isacson-the-women-of-eniac/>


A PARALLEL CHANNEL COMPUTING MACHINE

Lecture by  
J. P. Eckert, Jr.  
Electronic Control Company

... Again I wish to reiterate the point that all the arguments for parallel operation are only valid provided one applies them to the steps which the built in or wired in programming of the machine operates. Any steps which are programmed by the operator, who sets up the machine, should be set up only in a serial fashion. It has been shown over and over again that any departure from this procedure results in a system which is much too complicated to use.



# ENIAC: “setting up the machine”



- The “big idea”: stored-program mode -
  - Plug the units together to build a machine that fetches instructions from memory - and executes them
  - So any calculation could be set up completely automatically – just choose the right sequence of instructions



We now formulate a set of instructions to effect this 4-way decision between  $(\alpha) - (\delta)$ .  
We state again the contents of the short tanks already assigned:

$$\begin{array}{llll} \bar{1}_1) \mathcal{N}^{n'_{(-30)}} & \bar{2}_1) \mathcal{N}^{m'_{(-30)}} & \bar{3}_1) \mathcal{N}^{x_{m'}^0} & \bar{4}_1) \mathcal{N}^{y_{m'}^0} \\ \bar{5}_1) \mathcal{N}^{n_{(-30)}} & \bar{6}_1) \mathcal{N}^{m_{(-30)}} & \bar{7}_1) \mathcal{N}^{1_{\alpha(-30)}} & \bar{8}_1) \mathcal{N}^{1_{\beta(-30)}} \\ \bar{9}_1) \mathcal{N}^{1_{\delta(-30)}} & \bar{10}_1) \mathcal{N}^{1_{\delta(-30)}} & \bar{11}_1) \dots \rightarrow \mathcal{C} \end{array}$$

Now let the instructions occupy the (long tank) words  $1, 2, \dots$ :

$$\begin{array}{llll} 1.) \bar{1}_1 - \bar{5}_1 & \sigma) \mathcal{N}^{n' - n_{(-30)}} & \text{for } n' \leq n & \\ 2.) \bar{9}_1 \leq \bar{7}_1 & \sigma) \mathcal{N}^{1_{\alpha}^{1_{\beta}}_{(-30)}} & \text{for } n' \leq n & \\ 3.) \sigma \rightarrow \bar{12}_1 & \bar{12}_1) \mathcal{N}^{1_{\alpha}^{1_{\beta}}_{(-30)}} & \text{for } n' \leq n & \\ 4.) \bar{1}_1 - \bar{5}_1 & \sigma) \mathcal{N}^{n' - n_{(-30)}} & \text{for } n' \leq n & \\ 5.) \bar{10}_1 \leq \bar{8}_1 & \sigma) \mathcal{N}^{1_{\alpha}^{1_{\beta}}_{(-30)}} & \text{for } n' \leq n & \\ 6.) \sigma \rightarrow \bar{12}_1 & \bar{12}_1) \mathcal{N}^{1_{\alpha}^{1_{\beta}}_{(-30)}} & \text{for } n' \leq n & \\ 7.) \bar{2}_1 - \bar{6}_1 & \sigma) \mathcal{N}^{n' - n_{(-30)}} & \text{for } n' \leq n & \\ 8.) \bar{12}_1 \leq \bar{12}_1 & \sigma) \mathcal{N}^{1_{\alpha}^{1_{\beta}}_{(-30)}} & \text{for } n' \leq n & \\ & \text{i.e.} & & \\ & \sigma) \mathcal{N}^{1_{\alpha}^{1_{\beta}}_{(-30)}} & \text{for } n' \leq n & \\ & & \text{for } n' \leq n & \\ 9.) \sigma \rightarrow \bar{11}_1 & \bar{11}_1) 1_{\alpha} 1_{\beta} 1_{\delta} 1_{\delta} \rightarrow \mathcal{C} & \text{for } n' \leq n & \\ 10.) \bar{11}_1 \rightarrow \mathcal{C} & & \text{for } n' \leq n & \end{array}$$


- John von Neumann wrote his first "program" in 1945
- It's clear he had the stored program idea in mind
- It was a couple of years before a machine to do it was actually built

Knuth, D. E. 1970. Von Neumann's First Computer Program. ACM Comput. Surv. 2, 4 (Dec. 1970), 247-260.

1/198 Kilbourn Highest Factor Routine (amended)-


- This is the first program to actually run!

010101



Manchester Small-Scale Experimental Machine (SSEM), nicknamed Baby  
Ran its first program on 21 June 1948 – the first program ever!






Manchester Small-Scale Experimental Machine (SSEM), nicknamed Baby Rebuilt for the 60<sup>th</sup> anniversary, now in in the Museum of Science and Industry in Manchester



John von Neumann  
[http://en.wikipedia.org/wiki/John\\_von\\_Neumann](http://en.wikipedia.org/wiki/John_von_Neumann)

John Backus  
“Can Programming be  
Liberated from the von  
Neumann Style?” (1979)

[www.post-gazette.com/pg/07080/771123-96.stm](http://www.post-gazette.com/pg/07080/771123-96.stm)



# The “von Neumann bottleneck”

The price to pay:

- **Stored-program mode was serial – one instruction at a time**
- How can we have our cake - and eat it?
  - **Flexibility and ease of programming**
  - **Performance of parallelism**

*How to beat the “Turing Tax”*



# Alan Turing

Reader, University of Manchester  
Verified email at lsbu.ac.uk - [Homepage](#)

[Mathematics](#) [Computer Science](#) [Cryptography](#) [Artificial Intelligence](#) [Morphogenesis](#)


[FOLLOW](#)

Cited by


[VIEW ALL](#)

| TITLE   | CITED BY | YEAR |
|---|----------|------|
| <a href="#">Computing machinery and intelligence</a><br>AM Turing<br>Computers & Thought, 11-35   | 14382 *  | 1995 |
| <a href="#">The imitation game</a><br>AM Turing<br>Theories of Mind: An introductory reader, 51   | 14287 *  | 2006 |
| <a href="#">The chemical basis of morphogenesis</a><br>AM Turing<br>Bulletin of Mathematical Biology 52 (1), 153-197  | 13458 *  | 1952 |
| <a href="#">The chemical basis of morphogenesis</a><br>AM Turing<br>Bulletin of Mathematical Biology 52 (1-2), 153-197  | 13372    | 1990 |
| <a href="#">On computable numbers, with an application to the Entscheidungsproblem: A correction</a><br>AM Turing<br>Proceedings of the London Mathematical Society 43 (2), 544-546 | 11923 *  | 1937 |
| <a href="#">On computable numbers, with an application to the Entscheidungsproblem</a><br>AM Turing<br>Proceedings of the London Mathematical Society 42 (2), 230-265               | 11767    | 1936 |
| <a href="#">Systems of logic based on ordinals</a><br>AM Turing<br>Proceedings of the London Mathematical Society, Series 2 45, 161-228   | 1017     | 1939 |
| <a href="#">Intelligent machinery</a><br>AM Turing<br>The Essential Turing, 395-432   | 897 *    | 1948 |
| <a href="#">Intelligent machinery, a heretical theory (c. 1951)</a><br>AM Turing<br>The Essential Turing, 465-475   | 894 *    | 2004 |
| <a href="#">Rounding-off errors in matrix processes</a><br>AM Turing<br>The Quarterly Journal of Mechanics and Applied Mathematics 1 (1), 287-308                                   | 521      | 1948 |
| <a href="#">Computability and <math>\lambda</math>-definability</a><br>AM Turing<br>The Journal of Symbolic Logic 2 (4), 153-163  | 429      | 1937 |
| <a href="#">Checking a large routine</a><br>AM Turing<br>The early British computer conferences, 70-72  | 418 *    | 1948 |

|           | All   | Since 2015 |
|-----------|-------|------------|
| Citations | 48417 | 15865      |
| h-index   | 42    | 24         |
| i10-index | 99    | 54         |








A complete and working replica of a bombe now at The National Museum of Computing on Bletchley Park, [https://en.wikipedia.org/wiki/Alan\\_Turing](https://en.wikipedia.org/wiki/Alan_Turing)

# The “Turing Tax”

## Discussion exercise





# ON COMPUTABLE NUMBERS, WITH AN APPLICATION TO THE ENTSCHEIDUNGSPROBLEM

*By* A. M. TURING.


[Received 28 May, 1936.—Read 12 November, 1936.]

## 6. *The universal computing machine.*

It is possible to invent a single machine which can be used to compute any computable sequence. If this machine  $\mathcal{U}$  is supplied with a tape on the beginning of which is written the S.D of some computing machine  $\mathcal{M}$ , then  $\mathcal{U}$  will compute the same sequence as  $\mathcal{M}$ . In this section I explain in outline the behaviour of the machine. The next section is devoted to giving the complete table for  $\mathcal{U}$ .




# 15-STATE UNIVERSAL TURING MACHINE




# Turing tax

- Alan Turing realised we could use digital technology to implement any computable function
- He then proposed the idea of a “universal” computing device – a *single* device which, with the right program, can implement any computable function *without further configuration*
- The “Turing Tax” is a term for the overhead (performance, cost, or energy) of universality in this sense
- That is, the performance difference between a special-purpose device and a general-purpose one
- **One of the fundamental questions of computer architecture is to how to reduce the Turing Tax**









5. T INDICATES 45VDC



1. ALL D FLIP FLOPS ARE 7477
2. ALL JK FLIP FLOPS ARE 71101
3. ALL CAPACITORS IN MICROFARADS
4. ALL RESISTORS ARE IN OHMS 1/4W CARBON, 1%.

|  |                            |                  |   |                     |
|--|----------------------------|------------------|---|---------------------|
| ATTENTION: (SEE INSTRUCTIONS<br>PER DRAWING 1345)                            | ISSUED BY:<br>MAYNOR       | DATE:<br>4-15-74 | <br>ATARI INCORPORATED<br>14000 Winchester Boulevard<br>San Jose, California 95050 |                     |
| UNLESS OTHERWISE SPECIFIED<br>ALL DIMENSIONS ARE IN INCHES<br>TOLERANCES ON: | 0.0030<br>0.0050           | 0.0100           |   |                     |
| FRACTURES: FRACTIONAL<br>DECIMALS: DECIMALS<br>SURFACE FINISH: AS SUPPLIED   | 0.0050<br>0.0050<br>0.0050 | 0.0100           | TITLE<br>SCHEMATIC<br>PONG 'E'  |                     |
| WATERMARK  | 244 MENCE FORMING          | DATE: 4-17-74    | SIZE: D   | DRAWING NO: 0002326 |
|  |                            |                  | BY: D   | REV: E              |
|  |                            |                  | APP: MAYNOR   | DATE: 4-17-74       |




Block diagram for the first commercially-available microprocessor, Intel's 4004 (1971)






2300 transistors



Circuit diagram for the first commercially-available microprocessor, Intel's 4004 (1971)

<https://www.4004.com/>





Masks for Intel's 4004 microprocessor <https://www.4004.com/>



# Example: H.264 video encoder

|                     | Perf.<br>(fps) | Area<br>(mm <sup>2</sup> ) | Energy/frame<br>(mJ) |
|---------------------|----------------|----------------------------|----------------------|
| Intel (720x480 SD)  | 30             | 122                        | 742                  |
| Intel (1280x720 HD) | 11             | 122                        | 2023                 |
| ASIC                | 30             | 8                          | 4                    |

- Intel's highly optimized, 2.8GHz Pentium 4 implementation of a 480p H.264 encoder versus a 720p HD ASIC.
- The second row presents Intel's SD data scaled to HD H.264.
- ASIC numbers have been scaled from 180nm to 90nm (*Hameed et al ISCA 2010*)




Fig. 2. Block diagram of the proposed H.264/AVC encoding system. Five major tasks, including IME, FME, IP, EC, and DB, are partitioned from the sequential encoding procedure and processed MB by MB in a pipelined structure.




Fig. 5. Block diagram of the low-bandwidth parallel IME engine. It mainly comprises eight *PE-Array SAD Tree*, and eight horizontally adjacent candidates are processed in parallel.




Fig. 6. M-parallel *PE-Array SAD Tree* architecture. The inter-candidate DR can be achieved in both horizontal and vertical directions with *Ref. Pels Reg. Array*, and the on-chip SRAM bandwidth is reduced.




Fig. 11. Block diagram of the FME engine. There are nine  $4 \times 4$ -block PUs to process nine candidates around the refinement center. One *2-D Interpolation Engine* is shared by nine  $4 \times 4$ -block PUs to achieve DR and local bandwidth reduction.




Fig. 12. Block diagram of  $4 \times 4$ -block PU. The *2-D Hadamard Transform Unit* is fully pipelined with *Residue Generators*.

Tung-Chien Chen, Shao-Yi Chien, Yu-Wen Huang, Chen-Han Tsai, Ching-Yeh Chen, To-Wei Chen, and Liang-Gee Chen. 2006. Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder. *IEEE Trans. Cir. and Sys. for Video Technol.* 16, 6 (September 2006), 673–688. DOI:https://doi.org/10.1109/TCSVT.2006.873163

- H.264 Is dominated by five stages
- Applied to a stream of macroblocks:
  - (i) IME: Integer Motion Estimation
  - (ii) FME: Fractional Motion Estimation
  - (iii) IP: Intra Prediction
  - (iv) DCT/Quant: Transform and Quantization and
  - (v) CABAC: Context Adaptive Binary Arithmetic Coding.





Figure 2. Each set of bar graphs represents energy consumption ( $\mu\text{J}$ ) at each stage of optimization for IME, FME, IP and CABAC respectively. Each optimization builds on the ones in the previous stage with the first bar in each set representing RISC energy dissipation followed by generic optimizations such as SIMD and VLIW, operation fusion and ending with “Magic” instructions





Figure 3. Each set of bar graphs represents speedup at each stage of optimization. Each optimization builds on those of the previous stage with the first bar in each set representing RISC speedup, followed by generic optimizations such as SIMD and VLIW, then operation fusion and finally “Magic” instructions



# Pipelined MIPS Datapath with early branch determination

27



- Where is the “Turing Tax” here?
- That is – which bits are overhead due to the general-purpose nature of the processor, in contrast to a special-purpose digital design?

# Turing tax: instructions

- Instruction fetch
  - Store instructions
  - Fetch them
  - Decode them
  - Maintain PC
  - Handle branches
  - Predict branches
  - Handle branch mis-predictions

# Turing tax: data routing

- Forwarding is used to avoid stalls
  - Forwarding is switched by multiplexors
  - Which are determined by instruction decode
- 
- We might not need all forwarding paths
  - We might not need to switch them
  - We might place the producer and consumer adjacently, so the wires can be shorter



# Turing tax: register access

- Instructions use registers to pass values from one operation to the next
- Each time a register is used, we have to look the value up in the register file
- In a special-purpose machine, we'd use a piece of wire!

# Turing tax: configurable ALU

- In our MIPS pipeline, the ALU function is controlled by a signal derived from decoding the instruction
- The ALU is a multipurpose unit – that can add, subtract, multiply etc
- In a special-purpose design we would only have the units we need
- and we'd have just the right number of each kind

# **Turing tax: avoidance?**

**What can we do to avoid the  
Turing Tax?**



# **Caches are “Turing Tax”**

## **Discuss!**

**The Turing Tax is irrelevant for  
most applications**

**Discuss!**