
Advanced Computer Architecture Chapter 8:

Vectors, vector instructions, vectorization and SIMD



November 2023
Paul H J Kelly

This section has contributions from Fabio Luporini (PhD & postdoc at Imperial, now CTO of DevitoCodes) and Luigi Nardi (ex Imperial and Stanford postdoc, now an academic at Lund University).

Course materials online at http://www.doc.ic.ac.uk/~phjk/AdvancedCompArchitecture.html

The plan


- Reducing Turing Tax
- Increasing instruction-level parallelism
- **▶** Roofline model: when does it matter?
- Vector instruction sets
- Automatic vectorization (and what stops it from working)
- **№** How to make vectorization happen
- Lane-wise predication
- **▶** How are vector instructions actually executed?
- MAND MAND IN the next chapter: GPUs, and Single-Instruction Multiple Threads (SIMT)

| - | |
|---|---|
| | ≺ |
| _ | |

| | | | Arithmetic Intensity | | | | | |
|--|---------------------------------|------|----------------------|-----------|----------|----------|--|--|
| | Processor | Туре | Peak GFLOP/s | Peak GB/s | Ops/Byte | Ops/Word | | |
| | E5-2690 v3* SP E5-2690 v3 DP | СРИ | 416 | 68 | ~6 | ~24 | | |
| | E5-2690 v3 DP | СРИ | 208 | 68 | ~3 | ~24 | | |
| | K40** SP K40 DP | GPU | 4,290 | 288 | ~15 | ~60 | | |
| | K40 DP | GPU | 1,430 | 288 | ~5 | ~40 | | |


If the hardware has high Ops/Word, some code is likely to be bound by operand delivery (SP: single-precision, 4B/word; DP: double-precision, 8B/word)

Arithmetic intensity: Ops/Byte of DRAM traffic




Roofline Model: Visual Performance Model

- Bound and bottleneck analysis (like Amdahl's law)
- Relates processor performance to off-chip memory traffic (bandwidth often the bottleneck)




Roofline Model: Visual Performance Model



- The ridge point offers insight into the computer's overall performance potential
- It tells you whether your application *should* limited by memory bandwidth, or by arithmetic capability

Example from my research: Firedrake: single-node AVX512 performance



Firedrake implements a domain-specific language for partial differential equations – different equations, and different discretisations – have differeing arithmetic intensity:



A study of vectorization for matrix-free finite element methods, Tianjiao Sun et al

https://arxiv.org/abs/1903.08243

Vector instruction set extensions

- Example: Intel's AVX512
- Extended registers ZMM0-ZMM31, 512 bits wide
 - Can be used to store 8 doubles, 16 floats, 32 shorts, 64 bytes
 - So instructions are executed in parallel in 64,32,16 or 8 "lanes"
- Predicate registers k0-k7 (k0 is always true)
 - Each register holds a predicate per operand (per "lane")
 - So each k register holds (up to) 64 bits*
- Rich set of instructions operate on 512-bit operands

^{*} k registers are 64 bits in the AVX512BW extension; the default is 16

- Assembler:
 - VADDPS zmm1 {k1}{z}, zmm2, zmm3
- In C the compiler provides "vector intrinsics" that enable you to emit specific vector instructions, eg:
 - res = _mm512_maskz_add_ps(k, a, b);
- Only lanes with their corresponding bit set in predicate register k1 (k above) are activated
- Two predication modes: masking and zero-masking
 - With "zero masking" (shown above), inactive lanes produce zero
 - With "masking" (omit "z" or "{z}"), inactive lanes do not overwrite their prior register contents

8

AVX512: vector addition

- Assembler:
 - VADDPS zmm1 {k1}{z}, zmm2, zmm3
- In C the compiler provides "vector intrinsics" that enable you to emit specific vector instructions, eg:
 - res = _mm512_maskz_add_ps(k, a, b);
- Only lanes with their corresponding bit in k1 are activated
- Two predication modes: masking and zero-masking
 - With "zero masking" (shown above), inactive lanes produce zero
 - With "masking" (omit "z" or "{z}"), inactive lanes do not overwrite their prior register contents


More formally...


```
FOR j←0 TO KL-1
  i←j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] \leftarrow SRC1[i+31:i] + SRC2[i+31:i]
    ELSE
      IF *merging-masking*; merging-masking
         THEN *DEST[i+31:i] remains unchanged*
         ELSE; zeroing-masking
           DEST[i+31:i] \leftarrow 0
      FI
```


ENDFOR;

FI;

Can we get the compiler to vectorise?









If the alignment of the operand pointers is not known:

```
gcc reports:
test.c:6:3: note: loop vectorized
test.c:6:3: note: loop peeled for vectorization to enhance alignment
test.c:6:3: note: loop turned into non-loop; it never loops.
test.c:6:3: note: loop with 3 iterations completely unrolled
test.c:1:6: note: loop turned into non-loop; it never loops.
test.c:1:6: note: loop with 4 iterations completely unrolled
```





What to do if the compiler just won't vectorise your loop? Option #1: ivdep pragma

```
void add (float *c, float *a, float *b)
{
    #pragma ivdep
        for (int i=0; i <= N; i++)
            c[i]=a[i]+b[i];
}</pre>
```

IVDEP (Ignore Vector DEPendencies) compiler hint.
Tells compiler "Assume there are no loop-carried dependencies"

This tells the compiler vectorisation is *safe*: it might still not vectorise

What to do if the compiler just won't vectorise your loop? Option #2: **OpenMP 4.0 pragmas**

```
void add (float *c, float *a, float *b)
loopwise:
              #pragma omp simd
                  for (int i=0; i \le N; i++)
                     c[i]=a[i]+b[i];
    Indicates that the loop can be transformed into a SIMD loop
   (i.e. the loop can be executed concurrently using SIMD instructions)
             #pragma omp declare simd
             void add (float *c, float *a, float *b)
functionwise:
                    *c=*a+*b;
        "declare simd" can be applied to a function to enable
```

Tells compiler "vectorise this code". It might still not do it...

SIMD instructions at the function level from a SIMD loop

What to do if the compiler just won't vectorise your loop? Option #2: SIMD intrinsics:

This tells the compiler which specific vector instructions to generate. This time it really will vectorise!

intrinsics

Basically... think of each lane as a thread

Or: vectorise an *outer* loop:

```
#pragma omp simd
for (int i=0; i<N; ++i) {
  if(){...} else {...}
  for (int j=....) {...}
  while(...) {...}
  f(...)
}</pre>
```


In the body of the vectorised loop, each lane executes a different iteration of the loop — whatever the loop body code does


What to do if the compiler just won't vectorise your loop? Option #3: SIMT


Use predication to handle:

- nested if-then-else
- While loops
- For loops
- Function calls


More later – when we look at GPUs







Compiler returned: 0



Vector execution alternatives

Implementation may execute n-wide vector operation with an n-wide ALU – or maybe in smaller, m-wide blocks


vector pipelining:

- Consider a simple static pipeline
- Vector instructions are executed serially, element-by-element, using a pipelined FU or in n-wide chunks if your FU is n-wide
- We have several pipelined Fus
- "vector chaining" each word is forwarded to the next instruction as soon as it is available
- FUs form a long pipelined chain

uop decomposition:

- Consider a dynamically-scheduled o-o-o machine
- Each n-wide vector instruction is split into m-wide uops at decode time
- The dynamic scheduling execution engine schedules their execution, possibly across multiple FUs
- They are committed together

Vector pipelining – "chaining"




▲ Operations Instruction issue

- Vector FUs are 8-wide each 32-wide vector instruction is executed in 4 blocks
- Forwarding is implemented block-by-block
- So memory, mul, add and store are chained together into one continuouslyactive pipeline

Uop decomposition - example

AMD Jaguar

- Low-power 2-issue dynamicallyscheduled processor core
- Supports AVX-256 ISA
- Has two 128-bit vector ALUs
- 256-bit AVX instructions are split into two 128-bit uops, which are scheduled independently
- Until retirement
- A "zero-bit" in the rename table marks a register which is known to be zero
- So no physical register is allocated and no redundant computation is done



SIMD Architectures: discussion

- Reduced Turing Tax: more work, fewer instructions
- Relies on compiler or programmer
- Simple loops are fine, but many issues can make it hard
- "lane-by-lane" predication allows conditionals to be vectorised, but branch divergence may lead to poor utilisation
- Indirections can be vectorised on some machines (vgather, vscatter) but remain hard to implement efficiently unless accesses happen to fall on a small number of distinct cache lines
- Vector ISA allows broad spectrum of microarchitectural implementation choices
- Intel's vector ISA has grown enormous as vector length has been successively increased
- ARM's "scalable vector extension" (SVE) is an ISA design that hides the vector length (by using a special loop branch)

Topics we have not had time to cover

- ARM's SVE, RISCV vector extensions:
 - a vector ISA that achieves binary compatibility across machines with different vector width and uop decomposition
- Matrix registers and matrix instructions
 - Eg Nvidia's "tensor cores"
- Exotic vector instructions
 - Collision detect (how to vectorise, for example, histogramming)
 - Permutations
 - Complex arithmetic
- Pipelined vector architectures:
 - The classical vector supercomputer
- Whole-function vectorisation, ISPC, SIMT
 - Vectorising nested conditionals
 - Vectorising non-innermost loops
 - Vectorising loops containing while loops
- SIMT and the relationship/similarities with GPUs
 - Coming!

Vectors, units, lanes another attempt to clear up confusion

- Let's consider Intel's AVX512 instruction set and its implementation on Skylake processors (all this applies to other ISAs more or less).
- AV512 has 32 vector registers, each 512 bits long (called "zmm0"-"zmm31"). Each register can hold a vector eg a vector of 16 32-bit floats (or 8 64-bit doubles). A vector add instruction does element-wise vector addition on two vector registers, yielding a third 512-bit result. A vector FMA ("fused multiply-add") does r[0:15]+=a[0:15]*b[0:15] in one instruction.
- Some Skylake products have just one arithmetic unit for executing such instructions, but some fancy ones have two AVX512 vector execution units. The Skylake microarchitecture can issue up to about 4 instructions per cycle, so two out of every four instructions needs to be a vector FMA if you want to get maximum performance on such a machine.
- The word "lane" is used when you want to think about a sequence of vector instructions, but you want to focus on just one element at a time a vertical slice through the instruction sequence.
- The word "lane" refers to the same idea as what is sometimes called "single-instruction, multiple thread" (SIMT). This is how GPUs are programmed its the idea behind CUDA and OpenCL. Imagine a loop consisting of scalar (ie non-vector) instructions. That's the SIMT "view" of your code you see what is happening "lanewise". Now expand every instruction in the loop into a vector instruction so the loop does what it does on a vector of 16 lanes of data. This is the "SIMT->SIMD translation".
- SIMT to SIMD translation gets tricky if the loop body contains an if-then. For this, AVX512 uses the idea of "predication". For this purpose it has one-bit-per-lane predicate registers k0-k7. These registers can be used to control which lanes of a vector instruction are active and which lanes do nothing.

Summary Vectorisation Solutions

- 1. Indirectly through high-level libraries/code generators
- 2. Auto-vectorisation (eg use "-O3 –mavx2 –fopt-info" and hope it vectorises):
 - code complexity, sequential languages and practices get in the way
 - Give your compiler hints and hope it vectorises:
 - C99 "restrict" (implied in FORTRAN since 1956)
 - #pragma ivdep
- 3. Code explicitly:
 - In assembly language
 - SIMD instruction intrinsics
 - OpenMP 4.0 #pragma omp simd
 - Kernel functions:
 - OpenMP 4.0: #pragma omp declare simd
 - OpenCL or CUDA: more later

- Fun question if you like this sort of thing....
 - What is "vzeroupper" for?

```
add:
 1
 2
              xor
                        eax, eax
                                       # Preds ..B1.2 ..B1.1
     ..B1.2:
 3
                        zmm0, ZMMWORD PTR [a+rax*4]
              vmovups
                        zmm1, zmm0, ZMMWORD PTR [b+rax*4]
             vaddps
                        ZMMWORD PTR [c+rax*4], zmm1
             vmovups
 6
              add
                        rax, 16
                        rax, 1024
              cmp
                        ..B1.2
                                    # Prob 99%
 9
              jb
10
              vzeroupper
11
              ret
```

