# Scalability of Architectures and Algorithms under Fundamental Constraints

Gianfranco Bilardi

University of Padova

Imperial College, September 9, 2024

NANDA'24 - Novel Architectures and Novel Design Automation



G. Bilardi (U. Padova)

Scalable Computation under Fundamental Co

#### Theorem

For most computations, asymptotically,

- As technology approaches the limits imposed by physical constraints on lower bounds to *device size* and upper bounds to *message speed*,
- and as systems of larger scale are built:
- the fraction of cost due to processing information
- the fraction of cost due to transporting information
- approaches 1.

approaches 0;

#### $\textbf{Processing-centric} \rightarrow \textbf{Communication-centric}$

- Algorithm design and implementation switch minimization focus from the number of operations to the communication requirements.
- Machine architecture and organization switch optimization focus from ALU operations to data transport.

Avenues to reduce impact of communication on computation time:

- Exploit locality to decrease the distance travelled by messages.
- Exploit **concurrency** to increase the number of messages travelling at the same time.



In past and current developments *technological* limitations have amplified the fundamental constraints, creating three major performance barriers:



The Memory Wall











G. Bilardi (U. Padova)

Scalable Computation under Fundamental Co

09/09/2024 - NANDA'24

/29

The RAM is an abstract model of computation, the basis for most sequential algorithmics.

It is an idealized version of the von Neumann architecture, the basis for much architectural developments.

### **Key Assumptions**

- One operation per step, including operand load and store.
- Constant time per step.

### Question

Is constant time per step feasible for a physical machine?

# The (von Neumann?) Bottleneck

# A Current Engineering Problem

• Memory latencies are large, measured in processor cycles. Main memory latency = O(100) cycles; Disk latency =  $O(10^6)$  cycles.

 $\Rightarrow$  The CPI (Cycles Per Instruction) metric increases.

#### A Fundamental Problem

• From the principles of Maximum Information Speed and Maximum Information Density it follows that

In any physical realization of the RAM with *S* bits of memory, in *d* dimens., one step must take  $\Omega(S^{1/d})$  time, on aver., to complete.

#### Question

How small a CPI can a physical machine achieve, as a function of S, for arbitrarily large program/data sizes?

# Framework and Approach (1)

# **Design Rules**

• Proposed machine organizations have a layout such that number of gates and geometric distance traversed by a signal in one cycle are costant, *i.e.*, independent of machine size.

#### Memory Organization

Pipelinable: to overlap latencies, when possible to exploit access concurrency.

Hierarchical: to reduce latency, when possible to exploit temporal locality.

### Processor Organization

Speculative and Parallel: to exploit operation and access concurrency (static and dynamic).

Memory Bypass: to avoid memory latency for some of the accesses.

### **Program Structure**

Results on achievable performance are obtained under suitable assumption on the structure of the RAM programs, in terms of dependences:

Direct-Flow Programs: only functional dependences.

Straight-Line Programs: functional and address dependences.

General Programs: functional, address, and control dependences.

Further program properties are captured by the Latency Graph.

# Direct-Flow Programs: CPI = O(1)

- Pipelinable memory
- Speculative prefetch processor with memory bypass

# Straight-Line Programs: CPI = O(AD - DEPTH)

- Pipelinable memory
- Speculative prefetch & execute

# General Programs $CPI = O(H_{LG})$

- Pipelining instructions over predicted paths (with code motion)
- Hierarchical pipelinable memory
- Speculative prefetch & execute & branch

• • • • • • • • • • • •

# Some Algorithmic Bounds

- matrix + & ×; bitonic merging & sorting; FFT; digital filtering; finite-difference solvers for some PDEs: CPI = O(1) (just memory pipelinability)
- quicksort, Strassen matrix ×: CPI = O(1)(memory pipelinability + hierarchy)
- Merging (standard seq. alg.):  $CPI = O(\log \log N)$  (d = 2, 3)


#### Lower Bound Methodology for a Class of Machines

- Concept of Literal Execution
- There are direct-flow programs with  $CPI = \Omega(\log \log N)$

< ロ > < 同 > < 回 > < 回 >


# Memory Organization

There are **scalable** *d*-dimensional memories with *optimal access time*  $a(x) = O(x^{1/d})$  *pipelineable at a fixed rate.* 



# Memory Organization

Memory of size s organized in 2-dimensions




Non-Hierarchical Pipelined Module

ъ

2

# Memory Organization



#### Overview of Controller in the D-Path

G. Bilardi (U. Padova)

- E - N

/29

# Rules of Controller in the D-Path

1

$$r_{max,t}^{j} = f_{t}^{j} + [w - (w_{t}^{j} + b_{t}^{j})],$$
 (1)

$$r_t^j = \min(q_t^j, r_{max,t}^j), \tag{2}$$


$$w_{t+1}^{j-1} = \min(r_t^j + w_t^j + b_t^j, w - b + f_t^j),$$
(3)  
$$b_{t+2}^j = r_t^j + w_t^j + b_t^j - w_{t+1}^{j-1},$$
(4)

$$+2 = r_t^j + w_t^j + b_t^j - w_{t+1}^{j-1},$$
(4)

$$f_{t+1}^{j+1} = b - b_{t+2}^j.$$
 (5)

< A

2



09/09/2024 - NANDA'24

æ

イロト イヨト イヨト イヨト

 $\square$ \_

### **Execution Strategy**

- Prefetches n = O(max latency) instructions along (statically) predicted paths. Code motion based on a path separator of the CFG quarantees pipelinability.
- Prefetches data speculatively (*i.e.*, not updated by the current instruction window.
- Rounds (≤ n): executes on speculative data and control and checks for cosistency of results; if inconsistency, refetches and reexecutes.







G. Bilardi (U. Padova)

Scalable Computation under Fundamental Co 09/0

09/09/2024 - NANDA'24

8/29

#### Problem

Chip I/O bandwidth a fraction  $10^{-2} \div 10^{-3}$  of the internal bisection bandwidth.

# Question

Given a target computation, what fraction of the chip area can be devoted to "sustainable" functional units?

**Remark.** For many computations, the above fraction vanishes asymptotically. But, what about current and forthcoming technologies?

• • • • • • • • • • • •

### **Relevant Quantities**

- n: size of subproblem mapped onto chip;
- w(n): number of operations per subproblem;
- *m*: on-chip memory (bit);
- I(n, m): information exchange across chip boundary, with memory and other processing chips (bit);
- b: chip I/O bandwidth (bit/cycle);
- F: operations/cycle.

# **Balance Equation**

$$w(n)/F = I(n,m)/b.$$

Area Budget Equation

$$A_F F + A_m m = \eta A. \tag{7}$$

< < >>

The solution to the above system of equations provides the optimal area split between memory and functional units.

(6)

# **Computation Requirements**

•  $n = k^3 N_4$ : sublattice points

• 
$$w(n) = \chi n$$
, ( $\chi = 2324$ );

• 
$$m = L_w \sigma n$$
 ( $L_w = 64$ ,  
 $\sigma = 120$ );

• 
$$I(n,m) = \iota n/k$$
 ( $\iota = 288$ ).

### Technology Assumptions

• 
$$A = \ell^2 \lambda^2$$
, ( $\lambda$  feature size);

• 
$$A_F = \alpha_F \lambda^2$$
,  $(\alpha_F = 10^8)$ ;

• 
$$A_m = \alpha_m \lambda^2$$
,  $(\alpha_F = 50,$   
embedded DRAM);

• 
$$b = \beta 4\ell$$
 ( $\beta = 1/3000$ ).

# Key Equation

$$\alpha_F F + \alpha_m m = \gamma \ell k + \delta N_4 k^3 = \ell^2,$$

G. Bilardi (U. Padova)

Scalable Computation under Fundamental Co 09/09/20

(8)







G. Bilardi (U. Padova)

Scalable Computation under Fundamental Co 09/09

09/09/2024 - NANDA'24

3/29

- Communication heavily affects the efficiency of parallel algorithms
- Communication costs depend on interconnection technology, bandwidth, latency, ...

# Question

• Can we design efficient parallel algorithms oblivious to machine structure and parameters?

Specification model:

CPU+RAM

Evaluation model:

CPU + (M,B)-CACHE + RAM

Execution model:

 $CPU + (M_1, B_1)$ -CACHE +  $(M_2, B_2)$ -CACHE + · · · + RAM

#### **Cache-Oblivious Algorithms**

- Algorithm does not use *M* or *B*
- Optimality in evaluation model  $\forall (M, B) \Rightarrow$ optimality in execution model  $\forall (M_1, B_1, M_2, B_2, ...)$

# Specification model:

Linearly ordered set of n virtual processors (n function of input size only)

#### **Evaluation model:**

Linearly ordered set of  $p\ \textit{physical}$  processors and communication block size B

#### **Execution model:**

$$D$$
-BSP $(p; g_1, g_2, ...; B_1, B_2, ...)$ 

Hierarchical network of p physical processors where clusters of size  $p/2^i$  have inverse bandwidth  $g_i$  and block size  $B_i$ 



#### Fundamental Theorem

Optimality for the evaluation model  $\Rightarrow$ Optimality for the execution model  $\Rightarrow$ Optimality for several common topologies, including d-dimensional arrays

#### Case studies

- Matrix Multiplication and FFT do admit optimal network-oblivious algorithms
- Matrix Transposition does not admit an optimal network-oblivious algorithm

# Parallel Pipelined Hierarchical Systems

Can we establish upper and lower limits to the achievable CPI?

### Chip Boundary and Information Exchange

Can we formulate a systematic theory of accelerators?

#### Network Obliviousness

Can we characterize the properties of computations for which there are oblivious algorithms?

< <p>A < </p>

# Memory Wall

Joint work with K. Ekanadham, P. Pattnaik (IBM Research)

### **Chip Boundary Wall**

Joint work with A. Pietracaprina, G. Pucci (U. Padova) and F. Schifano, R. Tripiccione (U. Ferrara)

