

## (When) Will FPGAs Kill ASICs?

Rajeev Jayaraman Xilinx Inc. DAC-2001

### FPGAs vs. ASICs

- Cost the real story.
- Time to market
- Why choose ASICs?
- Where are FPGAs going?

## Unit Cost Analysis



## Cost: The exploding ASIC NRE





### Time to market is critical



### **COST:** System Reconfigurability



#### Time

Lack of reconfigurability is a huge opportunity cost of ASICs FPGAs offer flexible life cycle management







## Designing with ASICs

DSM

Verification



Process issues

### Timing Closure is a very serious problem in DSM



## Designing with FPGAs





# Verification is much simpler





Super fast compile times ~1M gates in < 1hr

Timing Closure is a much simpler problem in FPGAs



### Why do people design ASICs?





### Volume requirement for ASICs





## Gate count requirement for ASICs



### FPGAs can address very large part of the ASIC market today



### Performance requirement for ASICs



### FPGAs can address very large part of the ASIC market today



### IP in FPGAs





5 Years ago FPGAs were only gates and routing ~25000 gates

Today, there are several system-level features. ~10,000,000 gates

The trend to add more IP in FPGAs continues



### The Question is ...

The question is not if FPGAs will kill ASICs
Everyone understands the advantages of programmability

- The real question is "How can I get programmability in my system?"
- More IP on an FPGA or Progammability on an ASIC?



### What is the future? You decide...

	More IP on FPGA	More Prog. On ASIC
Time-to-market	Verification remains simple Timing closure is easier	Verification remains a problem Timing closure remains an issue
Cost	NRE is non-existent Extensive reconfigurability	NRE not reduced Very limited reconfigurability
Design methodology/ Software	Simple methodology Ease of use Extremely fast SW runtimes	Still a complex methodology Ease of use is still lacking

