A Reconfigurable Multithreaded Accelerator for Recurrent Neural Networks

Zhiqiang Que*, Hiroki Nakahara†, Hongxiang Fan*, Jiuxi Meng*, Kuen Hung Tsoi§, Xinyu Niu§, Eriko Nurvitadhi‡, Wayne Luk*
† Tokyo Institute of Technology, Japan, nakahara.h.ad@m.titech.ac.jp
§ Corerain Technologies Ltd., China, {kuenhung.tsoi, xinyu.niu}@corerain.com
‡ Intel Corporation, eriko.nurvitadhi@intel.com
*Imperial College London, UK, {z.que, h.fan17, jiuxi.meng16, w.luk}@imperial.ac.uk

Abstract—Recurrent Neural Network (RNN) is a key technology for sequential applications which require efficient and real-time implementations. Despite its popularity, efficient acceleration for RNN inference is challenging due to its recurrent nature and data dependencies. This paper proposes a multi-threaded neural processing unit (NPU) for RNN/LSTM inferences to increase processing abilities and quality of service of cloud-based NPUs by improving their hardware utilization. Besides, a custom coarse-grained multi-threaded LSTM (CGMT-LSTM) hardware architecture is introduced, which switches tasks among threads when LSTM computational kernels meet data hazard. These logical NPUs share nearly all resources of the physical NPU. When one logical NPU is stalled, another one can make progress. These optimizations improve the exploitation of parallelism to increase hardware utilization and enhance system throughput. Evaluation results show that a dual-threaded CGMT-LSTM NPU gains 27% more performance while only has 3.8% more area than a single-threaded one using a Stratix 10 FPGA. When compared with an implementation on the Tesla V100 GPU, our novel hardware architecture is 6.62 times faster and 15.88 times higher power efficiency, which demonstrates that our approach contributes to high performance energy-efficient FPGA-based multi-LSTM inference systems.

I. INTRODUCTION

Recurrent Neural Network (RNN) is the main component of smart applications with sequential inputs, such as natural language processing [1], speech recognition [2, 3] and video analysis [4, 5]. Among the many RNN variants, Long Short-Term Memory (LSTM) is the most popular one. Since low-latency is key for a seamless user experience in such applications, efficient and real-time RNN/LSTM acceleration is required. FPGAs have been used to speed up the inference of RNNs [6, 7, 8, 9, 10], which offer benefits of low latency and low power consumption compared to CPUs or GPUs.

However, existing LSTM accelerators cannot support a cost-effective multi-recurrent neural network execution. Cloud providers must minimize their huge operation costs by running as many applications on a given server as possible, while satisfying the quality of each service. In Google data center, CNNs comprise only 5% of the workload, while the Long Short-Term Memory (LSTM) make up 29% [11]. But most of the existing LSTM accelerators are only able to perform one task at a time. They can naively process the multi-LSTM tasks by executing different neural networks or layers in sequence, resulting in inefficiency when multiple task requests come at the same time, as shown in Fig. 1. It may make the latter coming task wait for a long time to be processed with an available hardware core since the former LSTM layer may have a large number of time-steps which needs lots of iterations, e.g., 1500 time-steps in an LSTM layer in DeepSpeech [12]. Besides, some specific applications involve multiple LSTM models. A spacecraft anomalies detection system [13] even involves over 700 LSTM models, each modeling a single telemetry channel and predicting values for that channel, which shows the need to support multi-LSTM execution. Moreover, a conventional LSTM accelerator is often designed by arranging all computing resources to form a single core with a large scale, leveraging data level parallelism. For example, Brainwave [9] is a single-threaded neural processing unit (NPU) which has 96,000 processing elements (PEs). However, when the size of the targeted LSTM model is small, these hardware resources will not be fully utilized, e.g., the Brainwave hardware utilization is lower than 1% [9] and the utilization of NPU in [10] is lower than 15% when targeting a small LSTM model ($h_t=256$). It is challenging to design an accelerator to support a cost-effective multi-LSTM execution.

This paper proposes a multi-threaded neural processing unit (NPU) for accelerating LSTM inferences to increase the processing abilities of cloud-based NPUs with high quality of service and improved hardware utilization for better performance. A primary goal of our design is to efficiently add more per-NPU core scalability potential. The most area / cost efficient way to add “logical” cores is multithreading. Essentially, multithreading ‘recovers’ unused performance (where
We make the following contributions in this paper:

- A novel multi-threaded neural processing unit to enable effective multi-neural network execution for LSTMs.
- A custom coarse-grained multi-threaded LSTM hardware architecture which significantly improves hardware utilization and system performance.
- A custom tiling method of LSTMs, which minimizes the intermediate results buffers when combining the CGMT, thereby increasing the accelerator area efficiency.
- A comprehensive evaluation of the proposed method and hardware architecture.

II. BACKGROUND AND PRELIMINARIES

LSTMs are artificial neural networks which have feedback connections and internal memory cells to record past information about long-term dependencies over an arbitrary time. They achieve high accuracy in many sequence processing problems such as text analysis, speech recognition and video classification.

LSTM was initially proposed in 1997 by Sepp Hochreiter and Jürgen Schmidhuber [17]. This study follows the standard LSTM cell [7, 9, 10, 5], as shown in Fig 3. The hidden state $h_t$ is produced by the following equations:

$$
\begin{align*}
    i_t &= \sigma(W_i[x_t, h_{t-1}] + b_i) \\
    f_t &= \sigma(W_f[x_t, h_{t-1}] + b_f) \\
    g_t &= \tanh(W_g[x_t, h_{t-1}] + b_g) \\
    o_t &= \sigma(W_o[x_t, h_{t-1}] + b_o) \\
    c_t &= f_t \odot c_{t-1} + i_t \odot g_t \\
    h_t &= o_t \odot \tanh(c_t)
\end{align*}
$$

Here, $\sigma$, $\tanh$ and $\odot$ stand for the sigmoid function, the hyperbolic tangent function and element-wise multiplication respectively. $i, f, g$ and $o$ represent the input, forget, input modulation and output gate respectively. The input modulation gate is often considered as a sub-part of the input gate. The input vector and hidden vector are combined so that $W$ represents the weight matrix for both input and hidden units. Bias is represented as $b$. The output $c_t$ is the internal memory cell state and $h_t$ is the output of the cell, also called the hidden state, which is passed to the next time-step or next layer. The gates control the information flow inside the LSTM unit. The input gate decides what new information is to be written into the memory cell; the forget gate decides what old information is no longer needed and can be removed; the input modulation gate is used to modulate the information that the input gate will write into the memory cell by adding non-linearity to the information; the output gate decides what the next hidden state should be. Our work focuses on the optimization of the standard LSTM, but the proposed techniques can be applied to other RNN and LSTM variants.

III. DESIGN AND OPTIMIZATION METHODOLOGY

It is challenging to accelerate RNN/LSTM inference efficiently due to its recurrent nature and data dependencies. In this section, we first introduce the coarse-grained multi-threading for accelerating RNN/LSTM. We then propose a
There are huge demands for architectural support of multi-DNN running to maximize the hardware utilization and reduce the cost of running large-scale production systems. However, most of the existing LSTM accelerators are only able to run one task at a time. This paper proposes a coarse-grained multi-threaded (CGMT) LSTM NPU which switch on the event of computational unit data hazard in LSTM operations. The general idea is when a thread is stalled due to some event, e.g. cache misses, the cores can switch to a different hardware context. In our CGMT-LSTM NPU, the event is the data hazard due to data dependency between the sequence time-step calculation in LSTMs. The idea is to have multiple thread contexts in a single recurrent neural processor unit so that when the first thread stalls then the second one can continue to run, as shown in Fig. 4. Thus, it can utilize processing resources more efficiently to improve system performance by exploiting thread-level parallelism and improving NPU utilization.

A. Weights Matrix blocking Strategy

According to the LSTM equations (1), an LSTM layer of a single time-step involves four matrix-vector multiplication operations, which are independent. Since the four matrices of $i, f, o, u$ gates of LSTMs share the same size, we combine these matrices into one large matrix \[W\] as shown in Fig. 5. Thus, in one time-step of the LSTM operation, we only need to focus on optimizations of one large matrix multiplied by one vector for the whole LSTM cell instead of four small matrices multiplying one vector. This is a generic optimization that can be applied to any Matrix-Vector Multiplications (MVMs) that share the same input vector.

Since each gate matrix has the size of $L_h \times (L_x + L_h)$, the large combined matrix has the size of $(4 \times L_h) \times (L_x + L_h)$.

Generally, the weight matrices in neural networks are large and they can be accelerated by operating in parallel. However, the resources on FPGAs are limited, which means that we cannot perform the whole MVM computation at once, especially for some large LSTMs. In order to utilize the computational engine efficiently, we partition the combined weights matrix of an LSTM layer into multiple sub-layers in advance depending on the detailed configuration of accelerator and LSTM sizes.
Fig. 5. The gates weights matrices and the combined weights matrix, showing interleaving of four gates weights. The lengths of the input vector and hidden vector are 2 in this example.

Fig. 6. The weights matrix blocking. (a) The combined weights matrix, showing the sub-layers. The number of sub-layers are 4 in this example. (b) One sub-layer using the Element-based Parallelism (EP) and Vector-based Parallelism (VP) as a tile shaded in green.

Specifically, an LSTM layer of one time-step is firstly divided into a number of equal-sized sub-layers, as shown in Fig. 6a. To illustrate the idea, the number of the sub-layers in this figure is shown as four, however, the real system can have more sub-layers. Then, Element-based Parallelism (EP) and Vector-based Parallelism (VP) are introduced to exploit the available parallelism [20]. The number of the sub-layers equals $(4 \times L_h)^V_P$.

The sub-layer is then partitioned into several small tiles which have a size of $(EP, VP)$, as shown in Fig. 6b. In each cycle, our CGMT-LSTM core can process a tile of the sub-layer and a sub-vector of $[x_t, h_{t-1}]$ with a size of $EP$. To increase system parallelism, $VP$ is chosen to be as large as possible. However, the largest number of $VP$ is $H_w$, which equals $4 \times L_h$, since there are only four gates in LSTM. Thus, the smallest number of sub-layers is one. In this work, sub-layer granularity scheduling is adopted to create fine-grain tasks for multi-LSTM execution.

By interleaving the rows of the weights matrices, the related elements in the result vector from four gates are adjacent and can be reduced easily via the element-wise operations in the LSTM-tail unit. It means there are no data dependencies between these sub-layers. The technique of interleaving also removes the need for buffering large intermediate outputs from four LSTM gates since the result sub-vectors of various sub-layers are not related and will be reduced in the tail unit soon. Each sub-vector of the MVM result can be processed individually in the LSTM-tail units. There is no need to wait for other sub-layer results to achieve the LSTM memory cell status and hidden units of the current sub-layer. The proposed CGMT-LSTM core will always finish processing all the sub-layers in one time-step before it switches to another thread since the data hazard happens when time-step changes. Compared with a fine-grained multithreading scheme which switches the context between threads in each cycle, we avoid to buffer these large intermediate MVM operations values as well as element-wise operations values since these values will finally form the sub-vector of LSTM memory cells and hidden units. We only need to add thread dedicated buffers for these LSTM memory cells and hidden units since different threads process different LSTM requests.

IV. HARDWARE ARCHITECTURE

Based on the optimization techniques introduced above, we implement the proposed CGMT-LSTM scheme on top of a state-of-the-art RNN accelerator [20] for low latency cloud-based applications. In the Section IV-A., we outline the main components of the architecture and detail the necessary hardware modifications required in order to support our CGMT-LSTM scheme. A few FPGA-specific optimizations are also introduced.

A. System details

A high-level block diagram of this accelerator is shown in Fig. 7. It is composed of $VP$ kernel units, an Adapter / De-Quant unit, an activation function unit, $EP$ tail units, and a Quant unit as well as data buffers. The proposed multithreaded NPU has many logical neural processing units which share nearly all resources of the physical NPU, e.g. weights buffer, kernel units, activation function units, element-wise units.

Each kernel has $EP$ Processing Elements (PEs), resulting in $VP \times EP$ effective PEs. The $VP$ and $EP$ values are determined via the design space exploration described in detail in [20]. In this design, each PE is one fully-pipelined multiplier. The kernels are used to perform the matrix-vector multiplications between the weights and $x_t$, as well as $h_{t-1}$. In our proposed CGMT-LSTM NPU, all the logical cores share all the kernel units. When one logical core (thread) is stalled, the other can still perform calculation using the same kernel.
units. Thus, the proposed CGMT-LSTM NPU is able to utilize the kernel resources efficiently to increase system performance and improve NPU hardware utilization. Since each thread requires its own input vector \( x_t \) and \( h_{t-1} \), the system has to keep multiple buffers to store these contexts. Besides, thread selection logic is necessary to choose the required buffer to retrieve the data and perform the calculations, as shown in Fig. 7.

The adapter converts the parallelism between kernels and tails. Practically, the design does not require a large parallelization factor in the tail units as in the kernel units since the column-wise MVM produces one output vector after multiple accumulation cycles. Then, de-quantization (De-Quant) is applied to convert quantized values into fixed-point values to reduce hardware resources. Unlike the kernel unit which mainly contains dot product operations, the tail unit is composed of a sequence of element-wise operations, which can introduce frequent de-quantization and quantization operations in the linear-quantization scheme. Since de-quantization and quantization require a 32-bit multiplier unit and an adder, the total hardware cost of linear-quantization for the tail unit is higher than that of 16-bit fixed-point quantization. Therefore, we do not perform linear-quantization in the tail units. Instead, the quantized values will be de-quantized into fixed-point values.

The activation function unit performs the sigmoid (\( \sigma \)) and hyperbolic tangent (\( \text{tanh} \)) functions. Both are implemented using software programmable lookup tables of size 2048 [3, 10]. The implementation using lookup tables has many benefits: (1) our neural processor is able to run a trained model using custom activation functions (e.g. the hard sigmoid in Keras [21]) from users without retraining. Since we do not change the calculation equations in the model and do not perform retraining, we do not touch users’ sensitive data which are critical for many users; (2) a lookup table has a fixed latency of 1 cycle, while other implementation, e.g. a piecewise linear approximation, will involve multipliers which may have a much larger latency.

The LSTM-tail units as shown in Fig. 8 mainly perform the element-wise operations. The LSTM memory cell FIFOs and hidden units FIFOs are used to store the status of the running LSTMs since one thread may be switched because of data hazard before it can fully calculate the current LSTM layer with multiple time-steps. Since these threads run different LSTM layers or models, the system has to maintain multiple hardware contexts, as shown in Fig. 8. The output hidden vector (\( h_t \)) needs the quantization (Quant) before it can be used in the MVM kernels, so a Quant unit is utilized after the final output of LSTM-tail units as shown in Fig. 7.

B. FPGA-Specific optimizations

Since the proposed CGMT-LSTM NPU can process a tile which has the size \((EP, VP)\) in each cycle, all the kernel units can share the same input of a partial sub-vector of \((x_t, h_{t-1})\), which has \( EP \) elements. These \( EP \) elements are broadcasted to all these kernels. Besides, a single address needs to be broadcasted to all the weight buffers. To mitigate the large fan-out issue, the tree-shaped [10] interconnect is adopted to reduce the fan-out of each node with pipeline stages between the source and destination. The RTL code is carefully written to enable the use of Stratix 10 HyperFlex registers to achieve higher operating frequency [22, 23].

The DSP blocks in modern FPGAs, which have high configurability, are often underutilized when implementing 8-bit DNN systems. Both [24] and [25] show a method to extract two 8-bit multipliers from one large precision multiplier in FPGA DSP blocks. In this design, the approach in [25] is adopted to pack four 8-bit into one DSP block on Intel FPGAs to reduce the hardware resources. Besides, this would not be a restriction (and will come at lower cost) if we use a novel DSP similar to what was proposed in [26] and will be adopted in the next generation Agilex devices [27].

V. Evaluation and Analysis

This section presents hardware implementation results using an Intel Stratix 10 FPGA that demonstrate the scalability of the proposed optimizations for RNNs.

A. Experimental Setup

For our study, we choose our benchmark workloads from a few typical LSTM applications which are listed in Table II for a fair and direct comparison. Multi-tasked LSTM workloads are constructed randomly from these LSTMs. An Intel Stratix 10 2800 (S10) is evaluated and compared with other work. It runs the inferences of persistent LSTM models which store the weights in on-chip memory [9, 10, 20]. It is designed using Verilog RTL. Quartus Prime Pro 19.4 is used to target S10.
### TABLE III
**RESOURCE UTILIZATION**

<table>
<thead>
<tr>
<th>Thread</th>
<th>ALMs</th>
<th>M20K</th>
<th>DSP</th>
<th>Freq</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stratix 10 (2800) Single</td>
<td>487,232 (52.2%)</td>
<td>10,061 (85.8%)</td>
<td>4,368 (76%)</td>
<td>260 MHz</td>
</tr>
<tr>
<td>Stratix 10 (2800) Dual</td>
<td>522,852 (56.0%)</td>
<td>10,129 (86.4%)</td>
<td>4,368 (76%)</td>
<td>260 MHz</td>
</tr>
</tbody>
</table>

### TABLE IV
**PERFORMANCE COMPARISON OF THE FPGA DESIGN VERSUS CPU AND GPU**

<table>
<thead>
<tr>
<th></th>
<th>CPU</th>
<th>GPU</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Platform</td>
<td>Intel Xeon Skylake</td>
<td>Tesla V100</td>
<td>Stratix 10 2800</td>
</tr>
<tr>
<td>Frequency</td>
<td>2.0 GHz</td>
<td>1.38 GHz</td>
<td>260 MHz</td>
</tr>
<tr>
<td>Technology</td>
<td>14 nm</td>
<td>12 nm</td>
<td>14 nm</td>
</tr>
<tr>
<td>Precision</td>
<td>F32</td>
<td>F16</td>
<td>INT8</td>
</tr>
<tr>
<td>LSTM Size (h_t)</td>
<td>1024</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TDP Power(W)</td>
<td>15</td>
<td>300</td>
<td>125</td>
</tr>
<tr>
<td>Throughput (GOPS)</td>
<td>8</td>
<td>1180</td>
<td>7810</td>
</tr>
<tr>
<td>Power Efficiency (GOPS/W)</td>
<td>0.53</td>
<td>3.93</td>
<td>62.48</td>
</tr>
</tbody>
</table>

The $EP$ is 16 and $VP$ is 1024 according to [20]. The number of PEs, $NPE$, is 16384.

### B. Resource Utilization

Table III shows the resource utilization of our designs with two configurations on FPGAs. Both the designs utilize the parameter of ($EP, VP$) as (16, 1024), which include 16,384 8-bit multipliers in the MVM kernels implemented using DSP blocks with extra ALMs. The dual-threaded design consumes 3.8% more of total logic (ALMs) resources and 0.6% more block ram (M20K) than the single-threaded one. Since dual threads share the same physical core it consumes the same DSP resources with the single-threaded one.

### C. Performance and Efficiency Comparison

To compare the performance of the proposed design on FPGA with other platforms, the DeepBench published results [30] on an Intel Xeon Skylake CPU and NVIDIA Tesla V100 GPU are used. The AVX2 vector instructions are enabled for the CPU while the CuDNN libraries are enabled for the GPU. Both CPU and GPU implementations run with a batch size of 1 which provides the lowest cloud service latency since requests need to be processed as soon as they arrive. For a fair comparison with the throughput of our dual-threaded CGMT-LSTM processing unit, the throughput of the CPU and GPU have been doubled in Table IV. Compared with the RNN running on GPU, our FPGA design of CGMT-LSTM is 6.62 times faster and 15.88 times higher power efficiency respectively as shown in Table IV.

To illustrate the benefits of our proposed approach, we compare the proposed multi-threaded LSTM processing unit with a single thread core in Fig. 9 and Fig. 10. Hardware utilization is the percentage of the peak Tera Operations Per Second (TOPS) reached for each layer. With the proposed CGMT-LSTM approach, the LSTM designs with 2 threads (2-T) and 4 threads (4-T) achieve 1.27 and 1.45 times higher performance respectively than the baseline [20] using a single thread core when targeting mixed requests from LSTM workloads with $h = 128, 256$ and $512$. With 4-T, the system achieves 2.23 times higher performance than the baseline [20] when targeting the small LSTMs. The performance gain is slight when only targeting large LSTMs since the baseline LSTM processing unit [20] already achieves high hardware utilization for these LSTMs. However, the baseline still suffers from low utilization when targeting small sized LSTMs which are commonly used in many applications [31, 5]. LSTM models with small sizes that have large number of time-steps are the most tangible examples that require dealing with lots
of dependencies, as well as the parallel task of MVMs [32]. Our proposed approach and hardware architecture can alleviate this problem by leveraging the coarse-grained multithreading.

Our experiments also show that the utilization is low when targeting a small LSTM \( (h = 128) \). It is because the largest effective \( VP \) in this case is \( 4 \times 128 \) which is 512 so that the effective PEs are less than \( NPE \), which leads to severe underutilization. Different choices of \( EP \) and \( VP \) mapping impact the performance and utilization of systems running LSTM models with different sizes. It is a trade-off between the extra performance which can be gained and the design complexity as well as extra hardware resources for supporting various values of \( (EP, VP) \) dynamically. It is our future work to improve this architecture using an overlay to support various values of \( (EP, VP) \) since different model sizes may prefer different best \( EP \) and \( VP \) parameters.

Some existing FPGA-based RNN/LSTM accelerator designs are compared with ours in Table V. For a fair comparison, we only show the previous work with a detailed implementation of the LSTM system using the Stratix 10 GX2800. We show the FPGA chips, model storage, precision, DSP used, runtime frequency, throughput and power efficiency and hardware (HW) utilization. The thermal design power (TDP) is used for a fair comparison since it is reported in all mentioned papers. Overall, our design provides over 4.92 times higher performance and 5.77 times higher hardware utilization than the state-of-the-art design [10] when targeting an LSTM model \( (h_t = 256) \), as shown in Table V. When compared with the single-threaded NPU [20], it achieves 1.47 higher performance and utilization. Since multithreading also ensures there is no downside to peak performance in single-threaded mode, the CGMT-LSTM can achieve the same peak performance of 8015 GOPS with the one in [20], which is the highest with respect to state-of-the-art FPGA-based RNN design using commonly used INT8 precision. The only prior work that provides a higher peak throughput is [9] using 8-bit block floating-point. However when targeting the small LSTM model, the throughput of the proposed CGMT-LSTM is 19 times higher than [9]. Furthermore, we achieve the highest hardware utilization among all these designs across various LSTM models. This paper focuses on minimizing latency and maximizing throughput by increasing the hardware utilization. The proposed architecture improves the efficiency of hardware usage from another point of view, hence it accelerates the effective performance.

VI. RELATED WORK

There has been much previous work on FPGA-based implementations of persistent LSTM whose weights are stored in on-chip memory [9, 10, 33, 34, 35]. Besides, FINN-L [34] employs 1-8 bits as the quantized implementation which surpasses a single-precision floating-point accuracy for a given dataset. There are also some previous studies of LSTM implementations storing weights in off-chip memory on FPGA devices [7, 36, 37, 38, 39], which had been identified as the performance bottleneck. In addition, some novel LSTM weights reuse methods [39, 38, 40] are proposed to reduce the off-chip memory access to decrease the energy cost and improve the system throughput. Some previous work is trying to optimize LSTM inference using block-circulant-matrix-based approach [41, 42]. In [14, 34, 43, 44], the batching technique is proposed to increase the throughput of LSTM inferences. [44] proposes E-BATCH for RNNs which increases throughput while also improving energy efficiency on an ASIC-based accelerator. Furthermore, a framework which deploys an approximate computing scheme for LSTMs using small tiles is presented in [45]. Sun et al. [46] propose a multi-FPGA based approach for accelerating deep RNNs which achieves single-layer speed for arbitrarily deep RNN architectures with an FPGA cluster. [47] introduces a multiple FPGA architecture for accelerating neural machine translation. [48] explores RNN partitioning strategies to achieve the scalable multi-FPGA acceleration for large RNNs with analysis the performance impact of collective communications and software pipelining.

Some of the previous studies [3, 49, 50, 51, 52] are focusing on weight pruning and model compression to reduce the size of weights to achieve good performance and efficiencies. In [3], the authors propose a pruning technique which compresses a large LSTM to fit the on-chip memory of an FPGA and improves inference efficiency. While in [49], DeltaRNN is proposed. It is based on the Delta Network algorithm which skips dispensable computations during inference of networks. The authors in [50] propose Bank-Balanced Sparsity (BBS) which is able to maintain model accuracy and enable an efficient FPGA accelerator implementation. In [53], BLINK is proposed which utilize bit-sparse data representation for the LSTM inference. It improves the energy efficiency of the LSTM inference by turning the multiplication into the bit shift operation while remaining the inference accuracy. These studies are orthogonal to our proposed approach and hardware architecture. These techniques can be complementary to our

<table>
<thead>
<tr>
<th>Table V</th>
<th>COMPARISON WITH PREVIOUS IMPLEMENTATIONS OF LSTM USING STRATIX 10 GX2800</th>
</tr>
</thead>
<tbody>
<tr>
<td>Model Storage</td>
<td>On-chip</td>
</tr>
<tr>
<td>Precision (bits)</td>
<td>BFP-1×5e2m</td>
</tr>
<tr>
<td>DSP Used</td>
<td>5245 (91%)</td>
</tr>
<tr>
<td>Frequency (MHz)</td>
<td>250</td>
</tr>
<tr>
<td>LSTM Size (h_t)</td>
<td>256</td>
</tr>
<tr>
<td>Performance (GOPS)</td>
<td>370</td>
</tr>
<tr>
<td>Power* Effi. (GOPS/W)</td>
<td>2.96</td>
</tr>
<tr>
<td>LSTM HW Utilization</td>
<td>0.8%</td>
</tr>
</tbody>
</table>

* Dual-threaded mode
* TDP Power is used
approach to achieve even higher throughput of RNN inferences on FPGAs.

The Brainwave system [9] is a single-threaded SIMD architecture for persistent RNNs. It achieves more than an order of magnitude improvement in latency and throughput over GPUs on large memory intensive RNNs. Its idea is pinning the model weights into on-chip memory in order to achieve a necessary high memory read bandwidth to achieve high performance for RNNs. The authors in [30] propose the cross-kernel optimization within RNN cells targeting Plasticine [54] which is based on a coarse-grained reconfigurable architecture (CGRA). The authors in [10] introduce a Brainwave-like neural processing unit (NPU) for RNNs. They also propose TensorRAM for large persistent data intensive RNN sequence models. [20] proposes a novel latency-hiding hardware architecture based on fine-grained column-wise matrix-vector multiplication to eliminate data dependency, improving the throughput of systems of RNN/LSTM models. However, all these RNN/LSTM NPUs are single-threaded.

There are huge demands for architectural support of multi-DNN running to maximize the hardware utilization and reduce the cost of running large-scale production systems. For example, the concurrent DNN execution is supported in the TensorRT from NVIDIA for users to run multiple DNNs on the same GPUs simultaneously. SMT-SA [55] introduces a simultaneous multi-threading technique in Systolic Arrays to address the underutilization problem caused by zero-valued input. However, it cannot handle the underutilization problem caused by RNN data dependencies. In [56], a multi-threaded CGRA is proposed to accelerate CNN only. [57] proposes a synthesis technique to auto-generate in-order multi-threaded processing pipelined datapath from a high-level unpipelined datapath specification. In [18], the authors focus on a preemptive scheduling algorithm for a DNN accelerator to support multi-DNN running. But it does not explore the data dependencies between LSTM time-steps. The sequence length (time-step) of an LSTM model is usually larger or much larger than the number of layers. [58] proposes AI-MultiTasking, which balances compute- and memory-intensive tasks from different networks and executes them in parallel by dividing each layer into multiple identical sub-layers. It deals with RNNs just as FCs in its scheduling scheme. However, RNNs/LSTMs are more complex than FCs. In [31], the authors propose multithreading for LSTM accelerators based on a multi-core approach. However, they utilize the multi-core with each thread on each core. This affects the system performance in a single thread mode since they can only use half of the computational resources to run a single task. Thus, it is not an area / cost efficient way to add threads. In our design, a multi-threaded single-core accelerator is designed, which can run a task in a single thread mode to achieve higher performance and lower latency when targeting some high priority workloads while still handling multiple requests using multi-threaded mode if needed. A primary goal of our design is to efficiently add more per-NPU core scalability potential.

VII. Conclusions and Future Work

This paper proposes a coarse-grained multi-threaded neural processing unit (NPU) for LSTM inference to increase the processing abilities of cloud-based NPUs, increasing their throughput while improving their hardware utilization. We have implemented the proposed CGMT-LSTM architecture on Stratix 10 FPGAs with superior performance and efficiency, which shows the effectiveness of our approach. Further research includes combining our method with simultaneous multithreading (SMT) and the automation of the proposed approach to enable rapid development of efficient RNN/LSTM designs.

ACKNOWLEDGEMENT

The support of the United Kingdom EPSRC (grant numbers EP/L016796/1, EP/N031768/1, EP/P010040/1, and EP/S030069/1), Corerain and Intel is gratefully acknowledged.

REFERENCES


