Next: IDEA: trace scheduling
Up: Multiple instructions/cycle
Previous: Simplifying issue...
- 10%-20% of DLX inst
s are branches - Average length of basic block (ie branch-free sequence)
little more that 5
- Whole basic block could fit into one inst
- But data hazards prevent this, both in VLIW and
in static superscalar
Paul H J Kelly
Mon Dec 1 20:07:28 GMT 1997