...

• Delayed branch
  • Don't stall - always execute next instruction
  • Don't squash results
  • Used in DLX, SPARC
• In DLX 5-stage pipeline, one delay slot is enough to avoid branch delay.
• In more aggressively pipelined machine (eg MIPS R4000) more delay slots would be needed