next up previous
Next: About this document ... Up: paper Previous: Conclusion

Bibliography

1
T. Horel and G. Lauterbach, '' UltraSPARC-III: Designing third-generation 64-bit performance,'' in IEEE MICRO, May/June 1999, pp. 73-85.

2
R. Heald et al., ''A 3rd-generation SPARC V9 64-b Microprocessor,'' IEEE Journal of Solid-State Circuits, Vol. 35, No. 11, Nov. 2000.

3
D. Greenley et al., ''UltraSPARC: The Next Generation Superscalar 64-bit SPARC,'' in Compcon '95 Dig. Papers, Mar. 1995, pp. 442 - 451.

4
M. Tremblay, et. al., "The Visual Instruction Set (VIS) in UltraSPARC", Compcon Spring 95, March 5-9 1995, San Francisco.

5
C. Zhou et. al., ''MPEG Video Decoding with the UltraSPARC Visual Instruction Set, '' Proc. of IEEE Comcon, San Francisco, CA, pp 470-75, March 1995.

6
R. Heald et al., ''64-KByte Sum-Addressed Memory Cache with 1.6-ns Cycle and 2.6-ns Latency,'' IEEE Journal of Solid-State Circuits, Nov. 1998, pp. 1,682 - 1,689.

7
F. Golshan, ''Test and On-line Debug Capabilities of IEEE Std 1149.1 in UltraSPARC-III Microprocessor, '' Proc. of International Test Conference, 2000


Anandha Gopalan 2001-12-01