SUMMARY

• CPI - clock cycles per instruction
• Pipelining: start next instruction before previous has finished
• Faster: potential speedup $\times N$ for N-stage pipeline
• Efficient: less than N-fold increase in hardware
• Hazards: structural, data, control
• Data hazards simplified by instruction set design (see H&P Ch.2)
• Data stalls reduced by forwarding and instruction scheduling