Next: Increased effective delays
Up: Multiple instructions/cycle
Previous: ...
- Inst
packet: 1 FP & 1 anything else - Fetch 64-bits/cycle; Int on left, FP on right
- Can only issue 2nd inst if 1st issues
- Add ports for FP regs so FP load & FP op can issue together
Paul H J Kelly
Mon Dec 1 20:07:28 GMT 1997
superscalar DLX