Next: Static 2superscalar - problems
Up: Multiple instructions/cycle
Previous: Static 2superscalar DLX
- Load delay is increased from 1 to at least 3, since
inst
in right half can't use it, nor
inst s in next slot - Needs more aggressive compiler inst scheduling
Paul H J Kelly
Mon Dec 1 20:07:28 GMT 1997