Next: ...
Up: Ch04-MoreSophisticatedCPUArchs
Previous: ...
![[*]](cross_ref_motif.gif)
- Control hazards, branch prediction
-
- Pipelining With Multicycle Operations
-
- Dynamic instruction scheduling: scoreboarding
-
- Register renaming: Tomasulo's algorithm
-
- Issuing multiple instructions per clock cycle
-
- Speculative execution